FPGA BOARD MEMORY DATA READING METHOD AND APPARATUS, AND MEDIUM
The method includes: an FPGA board feeds back the quantity of controllers and the total quantity of DDR memories after receiving a hardware information acquisition request from a host; after a data space application request is received from the host, on the basis of the data space application reques...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WANG, Yanwei FAN, Jiaheng KAN, Hongwei HAO, Rui |
| description | The method includes: an FPGA board feeds back the quantity of controllers and the total quantity of DDR memories after receiving a hardware information acquisition request from a host; after a data space application request is received from the host, on the basis of the data space application request, perform data slice processing on data to be calculated, wherein the data space application request carries the dedicated application space capacity of each DDR and the data to be calculated, and the total quantity of slices of the data to be calculated is the same as the total quantity of DDR memories; and transmit each sliced data to a corresponding DDR space, and according to a data storage position of the sliced data in each DDR, read the data from the DDR memory space in parallel by means of the plurality of controllers and calculate same. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023195310A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023195310A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023195310A13</originalsourceid><addsrcrecordid>eNrjZLB3C3B3VHDydwxyUfB19fUPilRwcQxxVAhydXTx9HMHioV4-LsoOPoBcUCAY5BjSGiwDpjr6-riGerLw8CalphTnMoLpbkZlN1cQ5w9dFML8uNTiwsSk1PzUkviQ4ONDIyMDS1NjQ0NHA2NiVMFANwBKqY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FPGA BOARD MEMORY DATA READING METHOD AND APPARATUS, AND MEDIUM</title><source>esp@cenet</source><creator>WANG, Yanwei ; FAN, Jiaheng ; KAN, Hongwei ; HAO, Rui</creator><creatorcontrib>WANG, Yanwei ; FAN, Jiaheng ; KAN, Hongwei ; HAO, Rui</creatorcontrib><description>The method includes: an FPGA board feeds back the quantity of controllers and the total quantity of DDR memories after receiving a hardware information acquisition request from a host; after a data space application request is received from the host, on the basis of the data space application request, perform data slice processing on data to be calculated, wherein the data space application request carries the dedicated application space capacity of each DDR and the data to be calculated, and the total quantity of slices of the data to be calculated is the same as the total quantity of DDR memories; and transmit each sliced data to a corresponding DDR space, and according to a data storage position of the sliced data in each DDR, read the data from the DDR memory space in parallel by means of the plurality of controllers and calculate same.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230622&DB=EPODOC&CC=US&NR=2023195310A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230622&DB=EPODOC&CC=US&NR=2023195310A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG, Yanwei</creatorcontrib><creatorcontrib>FAN, Jiaheng</creatorcontrib><creatorcontrib>KAN, Hongwei</creatorcontrib><creatorcontrib>HAO, Rui</creatorcontrib><title>FPGA BOARD MEMORY DATA READING METHOD AND APPARATUS, AND MEDIUM</title><description>The method includes: an FPGA board feeds back the quantity of controllers and the total quantity of DDR memories after receiving a hardware information acquisition request from a host; after a data space application request is received from the host, on the basis of the data space application request, perform data slice processing on data to be calculated, wherein the data space application request carries the dedicated application space capacity of each DDR and the data to be calculated, and the total quantity of slices of the data to be calculated is the same as the total quantity of DDR memories; and transmit each sliced data to a corresponding DDR space, and according to a data storage position of the sliced data in each DDR, read the data from the DDR memory space in parallel by means of the plurality of controllers and calculate same.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB3C3B3VHDydwxyUfB19fUPilRwcQxxVAhydXTx9HMHioV4-LsoOPoBcUCAY5BjSGiwDpjr6-riGerLw8CalphTnMoLpbkZlN1cQ5w9dFML8uNTiwsSk1PzUkviQ4ONDIyMDS1NjQ0NHA2NiVMFANwBKqY</recordid><startdate>20230622</startdate><enddate>20230622</enddate><creator>WANG, Yanwei</creator><creator>FAN, Jiaheng</creator><creator>KAN, Hongwei</creator><creator>HAO, Rui</creator><scope>EVB</scope></search><sort><creationdate>20230622</creationdate><title>FPGA BOARD MEMORY DATA READING METHOD AND APPARATUS, AND MEDIUM</title><author>WANG, Yanwei ; FAN, Jiaheng ; KAN, Hongwei ; HAO, Rui</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023195310A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG, Yanwei</creatorcontrib><creatorcontrib>FAN, Jiaheng</creatorcontrib><creatorcontrib>KAN, Hongwei</creatorcontrib><creatorcontrib>HAO, Rui</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG, Yanwei</au><au>FAN, Jiaheng</au><au>KAN, Hongwei</au><au>HAO, Rui</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FPGA BOARD MEMORY DATA READING METHOD AND APPARATUS, AND MEDIUM</title><date>2023-06-22</date><risdate>2023</risdate><abstract>The method includes: an FPGA board feeds back the quantity of controllers and the total quantity of DDR memories after receiving a hardware information acquisition request from a host; after a data space application request is received from the host, on the basis of the data space application request, perform data slice processing on data to be calculated, wherein the data space application request carries the dedicated application space capacity of each DDR and the data to be calculated, and the total quantity of slices of the data to be calculated is the same as the total quantity of DDR memories; and transmit each sliced data to a corresponding DDR space, and according to a data storage position of the sliced data in each DDR, read the data from the DDR memory space in parallel by means of the plurality of controllers and calculate same.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2023195310A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | FPGA BOARD MEMORY DATA READING METHOD AND APPARATUS, AND MEDIUM |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T13%3A30%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG,%20Yanwei&rft.date=2023-06-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023195310A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |