MEMORY SYSTEM WITH REGION-SPECIFIC MEMORY ACCESS SCHEDULING

An integrated circuit device includes a memory controller coupleable to a memory. The memory controller to schedule memory accesses to regions of the memory based on memory timing parameters specific to the regions. A method includes receiving a memory access request at a memory device. The method f...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: XIE, Yuan, JAYASENA, Nuwan S, XU, Yi
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator XIE, Yuan
JAYASENA, Nuwan S
XU, Yi
description An integrated circuit device includes a memory controller coupleable to a memory. The memory controller to schedule memory accesses to regions of the memory based on memory timing parameters specific to the regions. A method includes receiving a memory access request at a memory device. The method further includes accessing, from a timing data store of the memory device, data representing a memory timing parameter specific to a region of the memory cell circuitry targeted by the memory access request. The method also includes scheduling, at the memory controller, the memory access request based on the data.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023142598A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023142598A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023142598A13</originalsourceid><addsrcrecordid>eNrjZLD2dfX1D4pUCI4MDnH1VQj3DPFQCHJ19_T30w0OcHX2dPN0VoAqcXR2dg0OVgh29nB1CfXx9HPnYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkbGhiZGppYWjobGxKkCAKSqKoA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY SYSTEM WITH REGION-SPECIFIC MEMORY ACCESS SCHEDULING</title><source>esp@cenet</source><creator>XIE, Yuan ; JAYASENA, Nuwan S ; XU, Yi</creator><creatorcontrib>XIE, Yuan ; JAYASENA, Nuwan S ; XU, Yi</creatorcontrib><description>An integrated circuit device includes a memory controller coupleable to a memory. The memory controller to schedule memory accesses to regions of the memory based on memory timing parameters specific to the regions. A method includes receiving a memory access request at a memory device. The method further includes accessing, from a timing data store of the memory device, data representing a memory timing parameter specific to a region of the memory cell circuitry targeted by the memory access request. The method also includes scheduling, at the memory controller, the memory access request based on the data.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230511&amp;DB=EPODOC&amp;CC=US&amp;NR=2023142598A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230511&amp;DB=EPODOC&amp;CC=US&amp;NR=2023142598A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>XIE, Yuan</creatorcontrib><creatorcontrib>JAYASENA, Nuwan S</creatorcontrib><creatorcontrib>XU, Yi</creatorcontrib><title>MEMORY SYSTEM WITH REGION-SPECIFIC MEMORY ACCESS SCHEDULING</title><description>An integrated circuit device includes a memory controller coupleable to a memory. The memory controller to schedule memory accesses to regions of the memory based on memory timing parameters specific to the regions. A method includes receiving a memory access request at a memory device. The method further includes accessing, from a timing data store of the memory device, data representing a memory timing parameter specific to a region of the memory cell circuitry targeted by the memory access request. The method also includes scheduling, at the memory controller, the memory access request based on the data.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD2dfX1D4pUCI4MDnH1VQj3DPFQCHJ19_T30w0OcHX2dPN0VoAqcXR2dg0OVgh29nB1CfXx9HPnYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkbGhiZGppYWjobGxKkCAKSqKoA</recordid><startdate>20230511</startdate><enddate>20230511</enddate><creator>XIE, Yuan</creator><creator>JAYASENA, Nuwan S</creator><creator>XU, Yi</creator><scope>EVB</scope></search><sort><creationdate>20230511</creationdate><title>MEMORY SYSTEM WITH REGION-SPECIFIC MEMORY ACCESS SCHEDULING</title><author>XIE, Yuan ; JAYASENA, Nuwan S ; XU, Yi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023142598A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>XIE, Yuan</creatorcontrib><creatorcontrib>JAYASENA, Nuwan S</creatorcontrib><creatorcontrib>XU, Yi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>XIE, Yuan</au><au>JAYASENA, Nuwan S</au><au>XU, Yi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY SYSTEM WITH REGION-SPECIFIC MEMORY ACCESS SCHEDULING</title><date>2023-05-11</date><risdate>2023</risdate><abstract>An integrated circuit device includes a memory controller coupleable to a memory. The memory controller to schedule memory accesses to regions of the memory based on memory timing parameters specific to the regions. A method includes receiving a memory access request at a memory device. The method further includes accessing, from a timing data store of the memory device, data representing a memory timing parameter specific to a region of the memory cell circuitry targeted by the memory access request. The method also includes scheduling, at the memory controller, the memory access request based on the data.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023142598A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
title MEMORY SYSTEM WITH REGION-SPECIFIC MEMORY ACCESS SCHEDULING
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T16%3A15%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=XIE,%20Yuan&rft.date=2023-05-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023142598A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true