STORAGE DEVICES AND METHODS OF OPERATING STORAGE DEVICES

A storage device includes a nonvolatile memory device including a memory cell array and a storage controller to control the nonvolatile memory device. The memory cell array includes word-lines, memory cells and word-line cut regions dividing the word-lines into memory blocks. The storage controller...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Oh, Eun Chu, Song, Younggul, Seok, Junyeong, Lee, Wijik, Jang, Byungchul
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Oh, Eun Chu
Song, Younggul
Seok, Junyeong
Lee, Wijik
Jang, Byungchul
description A storage device includes a nonvolatile memory device including a memory cell array and a storage controller to control the nonvolatile memory device. The memory cell array includes word-lines, memory cells and word-line cut regions dividing the word-lines into memory blocks. The storage controller includes an error correction code (ECC) engine including an ECC encoder and a memory interface. The ECC encoder performs a first ECC encoding operation on each of sub data units in user data to generate parity bits and generate a plurality of ECC sectors, selects outer cell bits to be stored in outer cells to constitute an outer ECC sector including the outer cell bits and performs a second ECC encoding operation on the outer ECC sector to generate outer parity bits. The memory interface transmits, to the nonvolatile memory device, a codeword set including the ECC sectors and the outer parity bits.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023112694A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023112694A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023112694A13</originalsourceid><addsrcrecordid>eNrjZLAIDvEPcnR3VXBxDfN0dg1WcPRzUfB1DfHwdwlW8HdT8A9wDXIM8fRzV0BTyMPAmpaYU5zKC6W5GZTdXEOcPXRTC_LjU4sLEpNT81JL4kODjQyMjA0NjcwsTRwNjYlTBQD2ESlE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>STORAGE DEVICES AND METHODS OF OPERATING STORAGE DEVICES</title><source>esp@cenet</source><creator>Oh, Eun Chu ; Song, Younggul ; Seok, Junyeong ; Lee, Wijik ; Jang, Byungchul</creator><creatorcontrib>Oh, Eun Chu ; Song, Younggul ; Seok, Junyeong ; Lee, Wijik ; Jang, Byungchul</creatorcontrib><description>A storage device includes a nonvolatile memory device including a memory cell array and a storage controller to control the nonvolatile memory device. The memory cell array includes word-lines, memory cells and word-line cut regions dividing the word-lines into memory blocks. The storage controller includes an error correction code (ECC) engine including an ECC encoder and a memory interface. The ECC encoder performs a first ECC encoding operation on each of sub data units in user data to generate parity bits and generate a plurality of ECC sectors, selects outer cell bits to be stored in outer cells to constitute an outer ECC sector including the outer cell bits and performs a second ECC encoding operation on the outer ECC sector to generate outer parity bits. The memory interface transmits, to the nonvolatile memory device, a codeword set including the ECC sectors and the outer parity bits.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230413&amp;DB=EPODOC&amp;CC=US&amp;NR=2023112694A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230413&amp;DB=EPODOC&amp;CC=US&amp;NR=2023112694A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Oh, Eun Chu</creatorcontrib><creatorcontrib>Song, Younggul</creatorcontrib><creatorcontrib>Seok, Junyeong</creatorcontrib><creatorcontrib>Lee, Wijik</creatorcontrib><creatorcontrib>Jang, Byungchul</creatorcontrib><title>STORAGE DEVICES AND METHODS OF OPERATING STORAGE DEVICES</title><description>A storage device includes a nonvolatile memory device including a memory cell array and a storage controller to control the nonvolatile memory device. The memory cell array includes word-lines, memory cells and word-line cut regions dividing the word-lines into memory blocks. The storage controller includes an error correction code (ECC) engine including an ECC encoder and a memory interface. The ECC encoder performs a first ECC encoding operation on each of sub data units in user data to generate parity bits and generate a plurality of ECC sectors, selects outer cell bits to be stored in outer cells to constitute an outer ECC sector including the outer cell bits and performs a second ECC encoding operation on the outer ECC sector to generate outer parity bits. The memory interface transmits, to the nonvolatile memory device, a codeword set including the ECC sectors and the outer parity bits.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAIDvEPcnR3VXBxDfN0dg1WcPRzUfB1DfHwdwlW8HdT8A9wDXIM8fRzV0BTyMPAmpaYU5zKC6W5GZTdXEOcPXRTC_LjU4sLEpNT81JL4kODjQyMjA0NjcwsTRwNjYlTBQD2ESlE</recordid><startdate>20230413</startdate><enddate>20230413</enddate><creator>Oh, Eun Chu</creator><creator>Song, Younggul</creator><creator>Seok, Junyeong</creator><creator>Lee, Wijik</creator><creator>Jang, Byungchul</creator><scope>EVB</scope></search><sort><creationdate>20230413</creationdate><title>STORAGE DEVICES AND METHODS OF OPERATING STORAGE DEVICES</title><author>Oh, Eun Chu ; Song, Younggul ; Seok, Junyeong ; Lee, Wijik ; Jang, Byungchul</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023112694A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Oh, Eun Chu</creatorcontrib><creatorcontrib>Song, Younggul</creatorcontrib><creatorcontrib>Seok, Junyeong</creatorcontrib><creatorcontrib>Lee, Wijik</creatorcontrib><creatorcontrib>Jang, Byungchul</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Oh, Eun Chu</au><au>Song, Younggul</au><au>Seok, Junyeong</au><au>Lee, Wijik</au><au>Jang, Byungchul</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>STORAGE DEVICES AND METHODS OF OPERATING STORAGE DEVICES</title><date>2023-04-13</date><risdate>2023</risdate><abstract>A storage device includes a nonvolatile memory device including a memory cell array and a storage controller to control the nonvolatile memory device. The memory cell array includes word-lines, memory cells and word-line cut regions dividing the word-lines into memory blocks. The storage controller includes an error correction code (ECC) engine including an ECC encoder and a memory interface. The ECC encoder performs a first ECC encoding operation on each of sub data units in user data to generate parity bits and generate a plurality of ECC sectors, selects outer cell bits to be stored in outer cells to constitute an outer ECC sector including the outer cell bits and performs a second ECC encoding operation on the outer ECC sector to generate outer parity bits. The memory interface transmits, to the nonvolatile memory device, a codeword set including the ECC sectors and the outer parity bits.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023112694A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title STORAGE DEVICES AND METHODS OF OPERATING STORAGE DEVICES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T20%3A19%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Oh,%20Eun%20Chu&rft.date=2023-04-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023112694A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true