SEMICONDUCTOR DEVICE WITH MULTIPLE POLARITY GROUPS
A semiconductor device includes passive electrical components in a substrate; and an interconnect structure over the passive electrical components, conductive features of the interconnect structure being electrically coupled to the passive electrical components. The conductive features of the interc...
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Tseng, Ying-Cheng Huang, Yu-Chih Kuo, Ting-Ting Liu, Chiahung Lai, Chi-Hui Tai, Chih-Hsuan Wu, Ban-Li Tsai, Hao-Yi |
| description | A semiconductor device includes passive electrical components in a substrate; and an interconnect structure over the passive electrical components, conductive features of the interconnect structure being electrically coupled to the passive electrical components. The conductive features of the interconnect structure includes a first conductive line over the substrate; a conductive bump over the first conductive line, where in a plan view, the conductive bumps has a first elongated shape and is entirely disposed within boundaries of the first conductive line; and a first via between the first conductive line and the conductive bump, the first via electrically connected to the first conductive line and the conductive bump, where in the plan view, the first via has a second elongated shape and is entirely disposed within boundaries of the conductive bump. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023110420A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023110420A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023110420A13</originalsourceid><addsrcrecordid>eNrjZDAKdvX1dPb3cwl1DvEPUnBxDfN0dlUI9wzxUPAN9QnxDPBxVQjw93EM8gyJVHAP8g8NCOZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsaGhgYmRgaOhsbEqQIARUQoFg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE WITH MULTIPLE POLARITY GROUPS</title><source>esp@cenet</source><creator>Tseng, Ying-Cheng ; Huang, Yu-Chih ; Kuo, Ting-Ting ; Liu, Chiahung ; Lai, Chi-Hui ; Tai, Chih-Hsuan ; Wu, Ban-Li ; Tsai, Hao-Yi</creator><creatorcontrib>Tseng, Ying-Cheng ; Huang, Yu-Chih ; Kuo, Ting-Ting ; Liu, Chiahung ; Lai, Chi-Hui ; Tai, Chih-Hsuan ; Wu, Ban-Li ; Tsai, Hao-Yi</creatorcontrib><description>A semiconductor device includes passive electrical components in a substrate; and an interconnect structure over the passive electrical components, conductive features of the interconnect structure being electrically coupled to the passive electrical components. The conductive features of the interconnect structure includes a first conductive line over the substrate; a conductive bump over the first conductive line, where in a plan view, the conductive bumps has a first elongated shape and is entirely disposed within boundaries of the first conductive line; and a first via between the first conductive line and the conductive bump, the first via electrically connected to the first conductive line and the conductive bump, where in the plan view, the first via has a second elongated shape and is entirely disposed within boundaries of the conductive bump.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230413&DB=EPODOC&CC=US&NR=2023110420A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230413&DB=EPODOC&CC=US&NR=2023110420A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Tseng, Ying-Cheng</creatorcontrib><creatorcontrib>Huang, Yu-Chih</creatorcontrib><creatorcontrib>Kuo, Ting-Ting</creatorcontrib><creatorcontrib>Liu, Chiahung</creatorcontrib><creatorcontrib>Lai, Chi-Hui</creatorcontrib><creatorcontrib>Tai, Chih-Hsuan</creatorcontrib><creatorcontrib>Wu, Ban-Li</creatorcontrib><creatorcontrib>Tsai, Hao-Yi</creatorcontrib><title>SEMICONDUCTOR DEVICE WITH MULTIPLE POLARITY GROUPS</title><description>A semiconductor device includes passive electrical components in a substrate; and an interconnect structure over the passive electrical components, conductive features of the interconnect structure being electrically coupled to the passive electrical components. The conductive features of the interconnect structure includes a first conductive line over the substrate; a conductive bump over the first conductive line, where in a plan view, the conductive bumps has a first elongated shape and is entirely disposed within boundaries of the first conductive line; and a first via between the first conductive line and the conductive bump, the first via electrically connected to the first conductive line and the conductive bump, where in the plan view, the first via has a second elongated shape and is entirely disposed within boundaries of the conductive bump.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAKdvX1dPb3cwl1DvEPUnBxDfN0dlUI9wzxUPAN9QnxDPBxVQjw93EM8gyJVHAP8g8NCOZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsaGhgYmRgaOhsbEqQIARUQoFg</recordid><startdate>20230413</startdate><enddate>20230413</enddate><creator>Tseng, Ying-Cheng</creator><creator>Huang, Yu-Chih</creator><creator>Kuo, Ting-Ting</creator><creator>Liu, Chiahung</creator><creator>Lai, Chi-Hui</creator><creator>Tai, Chih-Hsuan</creator><creator>Wu, Ban-Li</creator><creator>Tsai, Hao-Yi</creator><scope>EVB</scope></search><sort><creationdate>20230413</creationdate><title>SEMICONDUCTOR DEVICE WITH MULTIPLE POLARITY GROUPS</title><author>Tseng, Ying-Cheng ; Huang, Yu-Chih ; Kuo, Ting-Ting ; Liu, Chiahung ; Lai, Chi-Hui ; Tai, Chih-Hsuan ; Wu, Ban-Li ; Tsai, Hao-Yi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023110420A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Tseng, Ying-Cheng</creatorcontrib><creatorcontrib>Huang, Yu-Chih</creatorcontrib><creatorcontrib>Kuo, Ting-Ting</creatorcontrib><creatorcontrib>Liu, Chiahung</creatorcontrib><creatorcontrib>Lai, Chi-Hui</creatorcontrib><creatorcontrib>Tai, Chih-Hsuan</creatorcontrib><creatorcontrib>Wu, Ban-Li</creatorcontrib><creatorcontrib>Tsai, Hao-Yi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tseng, Ying-Cheng</au><au>Huang, Yu-Chih</au><au>Kuo, Ting-Ting</au><au>Liu, Chiahung</au><au>Lai, Chi-Hui</au><au>Tai, Chih-Hsuan</au><au>Wu, Ban-Li</au><au>Tsai, Hao-Yi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE WITH MULTIPLE POLARITY GROUPS</title><date>2023-04-13</date><risdate>2023</risdate><abstract>A semiconductor device includes passive electrical components in a substrate; and an interconnect structure over the passive electrical components, conductive features of the interconnect structure being electrically coupled to the passive electrical components. The conductive features of the interconnect structure includes a first conductive line over the substrate; a conductive bump over the first conductive line, where in a plan view, the conductive bumps has a first elongated shape and is entirely disposed within boundaries of the first conductive line; and a first via between the first conductive line and the conductive bump, the first via electrically connected to the first conductive line and the conductive bump, where in the plan view, the first via has a second elongated shape and is entirely disposed within boundaries of the conductive bump.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2023110420A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | SEMICONDUCTOR DEVICE WITH MULTIPLE POLARITY GROUPS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T09%3A31%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Tseng,%20Ying-Cheng&rft.date=2023-04-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023110420A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |