MODULAR ACCELERATOR FUNCTION UNIT (AFU) DESIGN, DISCOVERY, AND REUSE

A system comprising an accelerator circuit comprising an accelerator function unit to implement a first function, and one or more device feature header (DFH) circuits to provide attributes associated with the accelerator function unit, and a processor to retrieve the attributes of the accelerator fu...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	NADATHUR, Sundar, MITCHEL, Henry M, FENDER, Joshua D, ADLER, Michael C, MAROLIA, Pratik M, CHITLUR, Nagabhushan, GRIER, Aaron J, GRECCO, Joseph, KAKAIYA, Utkarsh Y
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	NADATHUR, Sundar MITCHEL, Henry M FENDER, Joshua D ADLER, Michael C MAROLIA, Pratik M CHITLUR, Nagabhushan GRIER, Aaron J GRECCO, Joseph KAKAIYA, Utkarsh Y
description	A system comprising an accelerator circuit comprising an accelerator function unit to implement a first function, and one or more device feature header (DFH) circuits to provide attributes associated with the accelerator function unit, and a processor to retrieve the attributes of the accelerator function unit by traversing a device feature list (DFL) referencing the one or more DFH circuits, execute, based on the attributes, an application encoding the first function to cause the accelerator function unit to perform the first function.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023070995A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023070995A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023070995A13</originalsourceid><addsrcrecordid>eNrjZHDx9XcJ9XEMUnB0dnb1cQ1yDPEPUnAL9XMO8fT3Uwj18wxR0HB0C9VUcHEN9nT301Fw8Qx29g9zDYrUUXD0c1EIcg0NduVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsYG5gaWlqaOhsbEqQIA3E0sVg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MODULAR ACCELERATOR FUNCTION UNIT (AFU) DESIGN, DISCOVERY, AND REUSE</title><source>esp@cenet</source><creator>NADATHUR, Sundar ; MITCHEL, Henry M ; FENDER, Joshua D ; ADLER, Michael C ; MAROLIA, Pratik M ; CHITLUR, Nagabhushan ; GRIER, Aaron J ; GRECCO, Joseph ; KAKAIYA, Utkarsh Y</creator><creatorcontrib>NADATHUR, Sundar ; MITCHEL, Henry M ; FENDER, Joshua D ; ADLER, Michael C ; MAROLIA, Pratik M ; CHITLUR, Nagabhushan ; GRIER, Aaron J ; GRECCO, Joseph ; KAKAIYA, Utkarsh Y</creatorcontrib><description>A system comprising an accelerator circuit comprising an accelerator function unit to implement a first function, and one or more device feature header (DFH) circuits to provide attributes associated with the accelerator function unit, and a processor to retrieve the attributes of the accelerator function unit by traversing a device feature list (DFL) referencing the one or more DFH circuits, execute, based on the attributes, an application encoding the first function to cause the accelerator function unit to perform the first function.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230309&DB=EPODOC&CC=US&NR=2023070995A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230309&DB=EPODOC&CC=US&NR=2023070995A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NADATHUR, Sundar</creatorcontrib><creatorcontrib>MITCHEL, Henry M</creatorcontrib><creatorcontrib>FENDER, Joshua D</creatorcontrib><creatorcontrib>ADLER, Michael C</creatorcontrib><creatorcontrib>MAROLIA, Pratik M</creatorcontrib><creatorcontrib>CHITLUR, Nagabhushan</creatorcontrib><creatorcontrib>GRIER, Aaron J</creatorcontrib><creatorcontrib>GRECCO, Joseph</creatorcontrib><creatorcontrib>KAKAIYA, Utkarsh Y</creatorcontrib><title>MODULAR ACCELERATOR FUNCTION UNIT (AFU) DESIGN, DISCOVERY, AND REUSE</title><description>A system comprising an accelerator circuit comprising an accelerator function unit to implement a first function, and one or more device feature header (DFH) circuits to provide attributes associated with the accelerator function unit, and a processor to retrieve the attributes of the accelerator function unit by traversing a device feature list (DFL) referencing the one or more DFH circuits, execute, based on the attributes, an application encoding the first function to cause the accelerator function unit to perform the first function.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDx9XcJ9XEMUnB0dnb1cQ1yDPEPUnAL9XMO8fT3Uwj18wxR0HB0C9VUcHEN9nT301Fw8Qx29g9zDYrUUXD0c1EIcg0NduVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsYG5gaWlqaOhsbEqQIA3E0sVg</recordid><startdate>20230309</startdate><enddate>20230309</enddate><creator>NADATHUR, Sundar</creator><creator>MITCHEL, Henry M</creator><creator>FENDER, Joshua D</creator><creator>ADLER, Michael C</creator><creator>MAROLIA, Pratik M</creator><creator>CHITLUR, Nagabhushan</creator><creator>GRIER, Aaron J</creator><creator>GRECCO, Joseph</creator><creator>KAKAIYA, Utkarsh Y</creator><scope>EVB</scope></search><sort><creationdate>20230309</creationdate><title>MODULAR ACCELERATOR FUNCTION UNIT (AFU) DESIGN, DISCOVERY, AND REUSE</title><author>NADATHUR, Sundar ; MITCHEL, Henry M ; FENDER, Joshua D ; ADLER, Michael C ; MAROLIA, Pratik M ; CHITLUR, Nagabhushan ; GRIER, Aaron J ; GRECCO, Joseph ; KAKAIYA, Utkarsh Y</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023070995A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>NADATHUR, Sundar</creatorcontrib><creatorcontrib>MITCHEL, Henry M</creatorcontrib><creatorcontrib>FENDER, Joshua D</creatorcontrib><creatorcontrib>ADLER, Michael C</creatorcontrib><creatorcontrib>MAROLIA, Pratik M</creatorcontrib><creatorcontrib>CHITLUR, Nagabhushan</creatorcontrib><creatorcontrib>GRIER, Aaron J</creatorcontrib><creatorcontrib>GRECCO, Joseph</creatorcontrib><creatorcontrib>KAKAIYA, Utkarsh Y</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NADATHUR, Sundar</au><au>MITCHEL, Henry M</au><au>FENDER, Joshua D</au><au>ADLER, Michael C</au><au>MAROLIA, Pratik M</au><au>CHITLUR, Nagabhushan</au><au>GRIER, Aaron J</au><au>GRECCO, Joseph</au><au>KAKAIYA, Utkarsh Y</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MODULAR ACCELERATOR FUNCTION UNIT (AFU) DESIGN, DISCOVERY, AND REUSE</title><date>2023-03-09</date><risdate>2023</risdate><abstract>A system comprising an accelerator circuit comprising an accelerator function unit to implement a first function, and one or more device feature header (DFH) circuits to provide attributes associated with the accelerator function unit, and a processor to retrieve the attributes of the accelerator function unit by traversing a device feature list (DFL) referencing the one or more DFH circuits, execute, based on the attributes, an application encoding the first function to cause the accelerator function unit to perform the first function.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2023070995A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	MODULAR ACCELERATOR FUNCTION UNIT (AFU) DESIGN, DISCOVERY, AND REUSE
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T10%3A44%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NADATHUR,%20Sundar&rft.date=2023-03-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023070995A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true