SEMICONDUCTOR MEMORY DEVICE

According to one embodiment, a semiconductor memory device includes: first and second circuit units, a driver circuit, an input/output pad, first and second power supply pads, and first and second interconnects. The first interconnect is configured to provide coupling between the first circuit unit...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	DOME, Masato, FUKUDA, Ryo, YAMAMOTO, Kensuke, KUBOTA, Kenro, KOYANAGI, Masaru, MATSUNO, Junya
Format:	Patent
Sprache:	eng
Schlagworte:	ELECTRICITY INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	DOME, Masato FUKUDA, Ryo YAMAMOTO, Kensuke KUBOTA, Kenro KOYANAGI, Masaru MATSUNO, Junya
description	According to one embodiment, a semiconductor memory device includes: first and second circuit units, a driver circuit, an input/output pad, first and second power supply pads, and first and second interconnects. The first interconnect is configured to provide coupling between the first circuit unit and the first power supply pad. The second interconnect is configured to provide coupling between the second circuit unit and the first power supply pad and have no electrical coupling to the first interconnect.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023028971A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023028971A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023028971A13</originalsourceid><addsrcrecordid>eNrjZJAOdvX1dPb3cwl1DvEPUvB19fUPilRwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkbGBkYWluaGjobGxKkCAOb2IaI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR MEMORY DEVICE</title><source>esp@cenet</source><creator>DOME, Masato ; FUKUDA, Ryo ; YAMAMOTO, Kensuke ; KUBOTA, Kenro ; KOYANAGI, Masaru ; MATSUNO, Junya</creator><creatorcontrib>DOME, Masato ; FUKUDA, Ryo ; YAMAMOTO, Kensuke ; KUBOTA, Kenro ; KOYANAGI, Masaru ; MATSUNO, Junya</creatorcontrib><description>According to one embodiment, a semiconductor memory device includes: first and second circuit units, a driver circuit, an input/output pad, first and second power supply pads, and first and second interconnects. The first interconnect is configured to provide coupling between the first circuit unit and the first power supply pad. The second interconnect is configured to provide coupling between the second circuit unit and the first power supply pad and have no electrical coupling to the first interconnect.</description><language>eng</language><subject>ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230126&DB=EPODOC&CC=US&NR=2023028971A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230126&DB=EPODOC&CC=US&NR=2023028971A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DOME, Masato</creatorcontrib><creatorcontrib>FUKUDA, Ryo</creatorcontrib><creatorcontrib>YAMAMOTO, Kensuke</creatorcontrib><creatorcontrib>KUBOTA, Kenro</creatorcontrib><creatorcontrib>KOYANAGI, Masaru</creatorcontrib><creatorcontrib>MATSUNO, Junya</creatorcontrib><title>SEMICONDUCTOR MEMORY DEVICE</title><description>According to one embodiment, a semiconductor memory device includes: first and second circuit units, a driver circuit, an input/output pad, first and second power supply pads, and first and second interconnects. The first interconnect is configured to provide coupling between the first circuit unit and the first power supply pad. The second interconnect is configured to provide coupling between the second circuit unit and the first power supply pad and have no electrical coupling to the first interconnect.</description><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAOdvX1dPb3cwl1DvEPUvB19fUPilRwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkbGBkYWluaGjobGxKkCAOb2IaI</recordid><startdate>20230126</startdate><enddate>20230126</enddate><creator>DOME, Masato</creator><creator>FUKUDA, Ryo</creator><creator>YAMAMOTO, Kensuke</creator><creator>KUBOTA, Kenro</creator><creator>KOYANAGI, Masaru</creator><creator>MATSUNO, Junya</creator><scope>EVB</scope></search><sort><creationdate>20230126</creationdate><title>SEMICONDUCTOR MEMORY DEVICE</title><author>DOME, Masato ; FUKUDA, Ryo ; YAMAMOTO, Kensuke ; KUBOTA, Kenro ; KOYANAGI, Masaru ; MATSUNO, Junya</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023028971A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>DOME, Masato</creatorcontrib><creatorcontrib>FUKUDA, Ryo</creatorcontrib><creatorcontrib>YAMAMOTO, Kensuke</creatorcontrib><creatorcontrib>KUBOTA, Kenro</creatorcontrib><creatorcontrib>KOYANAGI, Masaru</creatorcontrib><creatorcontrib>MATSUNO, Junya</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DOME, Masato</au><au>FUKUDA, Ryo</au><au>YAMAMOTO, Kensuke</au><au>KUBOTA, Kenro</au><au>KOYANAGI, Masaru</au><au>MATSUNO, Junya</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR MEMORY DEVICE</title><date>2023-01-26</date><risdate>2023</risdate><abstract>According to one embodiment, a semiconductor memory device includes: first and second circuit units, a driver circuit, an input/output pad, first and second power supply pads, and first and second interconnects. The first interconnect is configured to provide coupling between the first circuit unit and the first power supply pad. The second interconnect is configured to provide coupling between the second circuit unit and the first power supply pad and have no electrical coupling to the first interconnect.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2023028971A1
source	esp@cenet
subjects	ELECTRICITY INFORMATION STORAGE PHYSICS STATIC STORES
title	SEMICONDUCTOR MEMORY DEVICE
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T03%3A39%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DOME,%20Masato&rft.date=2023-01-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023028971A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true