AN ELECTRONIC CIRCUIT THAT GENERATES A HIGH-IMPEDANCE LOAD AND AN ASSOCIATED METHOD
An electronic circuit configured to present a high-impedance load between a load point and a reference point includes a capacitive element (C) provided between a first node (Node A) and the reference point, a first element (D1) connected in parallel with the capacitive element (C), a first switching...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SUNTKEN, Artur Wilhelm FAURÉ, Nicolaas Mattheus |
| description | An electronic circuit configured to present a high-impedance load between a load point and a reference point includes a capacitive element (C) provided between a first node (Node A) and the reference point, a first element (D1) connected in parallel with the capacitive element (C), a first switching element (S1) provided in series between the first node (A) and a voltage source point, a second switching element (S2) provided between the first node (A) and a second node (Node B), a second element (D2) connected between the second switching element (S2), the load point, and the reference point, and timing control logic configured to implement three stages. In a charging stage, the first switching element (S1) is closed and the second switching element (S2) to charge a nodal voltage vD(t) at the first node (A). In discharge stage, the first switching element (S1) is open and the second switching element (S2) is open to enable discharging of the capacitive element (C) through the first element (D1). In a transfer stage, the second switching element (S2) is closed to connect the first node (A) and the second node (B), after which the second switching element (S2) is opened and the second element (D2) is biased to present the high-impedance load. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023011971A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023011971A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023011971A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQgOEsDqK-w4FzoWkHcTwuZ3PQJtJc51JKnEQL9f1RwQdw-PmXb2sSBuCWSfsYhICkp0EU1KNCw4F7VE6A4KXxhXRXdhiIoY3oAMM3wJQiycc56Fh9dHuzuU33NR9-35njhZV8kZfnmNdlmvMjv8YhVWVVl9aeTxZt_Z96A2aIMBI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>AN ELECTRONIC CIRCUIT THAT GENERATES A HIGH-IMPEDANCE LOAD AND AN ASSOCIATED METHOD</title><source>esp@cenet</source><creator>SUNTKEN, Artur Wilhelm ; FAURÉ, Nicolaas Mattheus</creator><creatorcontrib>SUNTKEN, Artur Wilhelm ; FAURÉ, Nicolaas Mattheus</creatorcontrib><description>An electronic circuit configured to present a high-impedance load between a load point and a reference point includes a capacitive element (C) provided between a first node (Node A) and the reference point, a first element (D1) connected in parallel with the capacitive element (C), a first switching element (S1) provided in series between the first node (A) and a voltage source point, a second switching element (S2) provided between the first node (A) and a second node (Node B), a second element (D2) connected between the second switching element (S2), the load point, and the reference point, and timing control logic configured to implement three stages. In a charging stage, the first switching element (S1) is closed and the second switching element (S2) to charge a nodal voltage vD(t) at the first node (A). In discharge stage, the first switching element (S1) is open and the second switching element (S2) is open to enable discharging of the capacitive element (C) through the first element (D1). In a transfer stage, the second switching element (S2) is closed to connect the first node (A) and the second node (B), after which the second switching element (S2) is opened and the second element (D2) is biased to present the high-impedance load.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS ; RESONATORS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230112&DB=EPODOC&CC=US&NR=2023011971A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230112&DB=EPODOC&CC=US&NR=2023011971A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUNTKEN, Artur Wilhelm</creatorcontrib><creatorcontrib>FAURÉ, Nicolaas Mattheus</creatorcontrib><title>AN ELECTRONIC CIRCUIT THAT GENERATES A HIGH-IMPEDANCE LOAD AND AN ASSOCIATED METHOD</title><description>An electronic circuit configured to present a high-impedance load between a load point and a reference point includes a capacitive element (C) provided between a first node (Node A) and the reference point, a first element (D1) connected in parallel with the capacitive element (C), a first switching element (S1) provided in series between the first node (A) and a voltage source point, a second switching element (S2) provided between the first node (A) and a second node (Node B), a second element (D2) connected between the second switching element (S2), the load point, and the reference point, and timing control logic configured to implement three stages. In a charging stage, the first switching element (S1) is closed and the second switching element (S2) to charge a nodal voltage vD(t) at the first node (A). In discharge stage, the first switching element (S1) is open and the second switching element (S2) is open to enable discharging of the capacitive element (C) through the first element (D1). In a transfer stage, the second switching element (S2) is closed to connect the first node (A) and the second node (B), after which the second switching element (S2) is opened and the second element (D2) is biased to present the high-impedance load.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS</subject><subject>RESONATORS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQgOEsDqK-w4FzoWkHcTwuZ3PQJtJc51JKnEQL9f1RwQdw-PmXb2sSBuCWSfsYhICkp0EU1KNCw4F7VE6A4KXxhXRXdhiIoY3oAMM3wJQiycc56Fh9dHuzuU33NR9-35njhZV8kZfnmNdlmvMjv8YhVWVVl9aeTxZt_Z96A2aIMBI</recordid><startdate>20230112</startdate><enddate>20230112</enddate><creator>SUNTKEN, Artur Wilhelm</creator><creator>FAURÉ, Nicolaas Mattheus</creator><scope>EVB</scope></search><sort><creationdate>20230112</creationdate><title>AN ELECTRONIC CIRCUIT THAT GENERATES A HIGH-IMPEDANCE LOAD AND AN ASSOCIATED METHOD</title><author>SUNTKEN, Artur Wilhelm ; FAURÉ, Nicolaas Mattheus</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023011971A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS</topic><topic>RESONATORS</topic><toplevel>online_resources</toplevel><creatorcontrib>SUNTKEN, Artur Wilhelm</creatorcontrib><creatorcontrib>FAURÉ, Nicolaas Mattheus</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUNTKEN, Artur Wilhelm</au><au>FAURÉ, Nicolaas Mattheus</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>AN ELECTRONIC CIRCUIT THAT GENERATES A HIGH-IMPEDANCE LOAD AND AN ASSOCIATED METHOD</title><date>2023-01-12</date><risdate>2023</risdate><abstract>An electronic circuit configured to present a high-impedance load between a load point and a reference point includes a capacitive element (C) provided between a first node (Node A) and the reference point, a first element (D1) connected in parallel with the capacitive element (C), a first switching element (S1) provided in series between the first node (A) and a voltage source point, a second switching element (S2) provided between the first node (A) and a second node (Node B), a second element (D2) connected between the second switching element (S2), the load point, and the reference point, and timing control logic configured to implement three stages. In a charging stage, the first switching element (S1) is closed and the second switching element (S2) to charge a nodal voltage vD(t) at the first node (A). In discharge stage, the first switching element (S1) is open and the second switching element (S2) is open to enable discharging of the capacitive element (C) through the first element (D1). In a transfer stage, the second switching element (S2) is closed to connect the first node (A) and the second node (B), after which the second switching element (S2) is opened and the second element (D2) is biased to present the high-impedance load.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2023011971A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS RESONATORS |
| title | AN ELECTRONIC CIRCUIT THAT GENERATES A HIGH-IMPEDANCE LOAD AND AN ASSOCIATED METHOD |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T22%3A33%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUNTKEN,%20Artur%20Wilhelm&rft.date=2023-01-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023011971A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |