ERROR DETECTION AND CORRECTION METHOD AND CIRCUIT

ERROR DETECTION AND CORRECTION METHOD AND CIRCUIT

An error detection and correction method is provided. The method includes: when a pipeline stage error is detected, correcting the pipeline stage error; when it is determined that a plurality of cascaded pipeline stage circuits have continuous pipeline stage errors, stopping all operations of all pi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHIANG, Da-Ming, HUNG, Shuo-Hong, CHEN, Chung-Chieh, WU, Bing-Chen
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
PULSE TECHNIQUE
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHIANG, Da-Ming
HUNG, Shuo-Hong
CHEN, Chung-Chieh
WU, Bing-Chen
description An error detection and correction method is provided. The method includes: when a pipeline stage error is detected, correcting the pipeline stage error; when it is determined that a plurality of cascaded pipeline stage circuits have continuous pipeline stage errors, stopping all operations of all pipeline stage circuits; flushing the data of the pipeline stage circuits; and re-processing the data of the pipeline stage circuits at a downclocked frequency.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023008476A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023008476A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023008476A13</originalsourceid><addsrcrecordid>eNrjZDB0DQryD1JwcQ1xdQ7x9PdTcPRzUXD2DwqCcn1dQzz8XSCinkHOoZ4hPAysaYk5xam8UJqbQdnNNcTZQze1ID8-tbggMTk1L7UkPjTYyMDI2MDAwsTczNHQmDhVAOS9J2c</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ERROR DETECTION AND CORRECTION METHOD AND CIRCUIT</title><source>esp@cenet</source><creator>CHIANG, Da-Ming ; HUNG, Shuo-Hong ; CHEN, Chung-Chieh ; WU, Bing-Chen</creator><creatorcontrib>CHIANG, Da-Ming ; HUNG, Shuo-Hong ; CHEN, Chung-Chieh ; WU, Bing-Chen</creatorcontrib><description>An error detection and correction method is provided. The method includes: when a pipeline stage error is detected, correcting the pipeline stage error; when it is determined that a plurality of cascaded pipeline stage circuits have continuous pipeline stage errors, stopping all operations of all pipeline stage circuits; flushing the data of the pipeline stage circuits; and re-processing the data of the pipeline stage circuits at a downclocked frequency.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230112&amp;DB=EPODOC&amp;CC=US&amp;NR=2023008476A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230112&amp;DB=EPODOC&amp;CC=US&amp;NR=2023008476A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHIANG, Da-Ming</creatorcontrib><creatorcontrib>HUNG, Shuo-Hong</creatorcontrib><creatorcontrib>CHEN, Chung-Chieh</creatorcontrib><creatorcontrib>WU, Bing-Chen</creatorcontrib><title>ERROR DETECTION AND CORRECTION METHOD AND CIRCUIT</title><description>An error detection and correction method is provided. The method includes: when a pipeline stage error is detected, correcting the pipeline stage error; when it is determined that a plurality of cascaded pipeline stage circuits have continuous pipeline stage errors, stopping all operations of all pipeline stage circuits; flushing the data of the pipeline stage circuits; and re-processing the data of the pipeline stage circuits at a downclocked frequency.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB0DQryD1JwcQ1xdQ7x9PdTcPRzUXD2DwqCcn1dQzz8XSCinkHOoZ4hPAysaYk5xam8UJqbQdnNNcTZQze1ID8-tbggMTk1L7UkPjTYyMDI2MDAwsTczNHQmDhVAOS9J2c</recordid><startdate>20230112</startdate><enddate>20230112</enddate><creator>CHIANG, Da-Ming</creator><creator>HUNG, Shuo-Hong</creator><creator>CHEN, Chung-Chieh</creator><creator>WU, Bing-Chen</creator><scope>EVB</scope></search><sort><creationdate>20230112</creationdate><title>ERROR DETECTION AND CORRECTION METHOD AND CIRCUIT</title><author>CHIANG, Da-Ming ; HUNG, Shuo-Hong ; CHEN, Chung-Chieh ; WU, Bing-Chen</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023008476A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>CHIANG, Da-Ming</creatorcontrib><creatorcontrib>HUNG, Shuo-Hong</creatorcontrib><creatorcontrib>CHEN, Chung-Chieh</creatorcontrib><creatorcontrib>WU, Bing-Chen</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHIANG, Da-Ming</au><au>HUNG, Shuo-Hong</au><au>CHEN, Chung-Chieh</au><au>WU, Bing-Chen</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ERROR DETECTION AND CORRECTION METHOD AND CIRCUIT</title><date>2023-01-12</date><risdate>2023</risdate><abstract>An error detection and correction method is provided. The method includes: when a pipeline stage error is detected, correcting the pipeline stage error; when it is determined that a plurality of cascaded pipeline stage circuits have continuous pipeline stage errors, stopping all operations of all pipeline stage circuits; flushing the data of the pipeline stage circuits; and re-processing the data of the pipeline stage circuits at a downclocked frequency.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023008476A1
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
PULSE TECHNIQUE
title ERROR DETECTION AND CORRECTION METHOD AND CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T09%3A57%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHIANG,%20Da-Ming&rft.date=2023-01-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023008476A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true