SEMICONDUCTOR DEVICES AND DATA STORAGE SYSTEMS INCLUDING THE SAME

SEMICONDUCTOR DEVICES AND DATA STORAGE SYSTEMS INCLUDING THE SAME

A semiconductor device includes a substrate, gate electrodes stacked and spaced apart from each other in a first direction perpendicular to an upper surface of the substrate, channel structures penetrating the gate electrodes, extending in the first direction, and each including a channel layer, sep...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NOH, Youngji, JUNG, Kwangyoung, PARK, Junghwan, HAN, Jeehoon, CHUN, Sanghun
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NOH, Youngji
JUNG, Kwangyoung
PARK, Junghwan
HAN, Jeehoon
CHUN, Sanghun
description A semiconductor device includes a substrate, gate electrodes stacked and spaced apart from each other in a first direction perpendicular to an upper surface of the substrate, channel structures penetrating the gate electrodes, extending in the first direction, and each including a channel layer, separation regions penetrating the gate electrodes, extending in the first direction and a second direction perpendicular to the first direction, and spaced apart from each other in a third direction perpendicular to the first direction and the second direction, and crack prevention layers disposed on at least a portion of the separation regions, wherein each of the separation regions includes a lower region and upper regions spaced apart from each other in the second direction on the lower region and protruding upwardly from the lower region, and wherein the crack prevention layers are in contact with upper surfaces of the upper regions.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023005955A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023005955A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023005955A13</originalsourceid><addsrcrecordid>eNrjZHAMdvX1dPb3cwl1DvEPUnBxDfN0dg1WcPRzUXBxDHFUCAaKOrq7KgRHBoe4-gYrePo5-4S6ePq5K4R4AEUdfV15GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgZGxgYGppampo6ExcaoAho0r2g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICES AND DATA STORAGE SYSTEMS INCLUDING THE SAME</title><source>esp@cenet</source><creator>NOH, Youngji ; JUNG, Kwangyoung ; PARK, Junghwan ; HAN, Jeehoon ; CHUN, Sanghun</creator><creatorcontrib>NOH, Youngji ; JUNG, Kwangyoung ; PARK, Junghwan ; HAN, Jeehoon ; CHUN, Sanghun</creatorcontrib><description>A semiconductor device includes a substrate, gate electrodes stacked and spaced apart from each other in a first direction perpendicular to an upper surface of the substrate, channel structures penetrating the gate electrodes, extending in the first direction, and each including a channel layer, separation regions penetrating the gate electrodes, extending in the first direction and a second direction perpendicular to the first direction, and spaced apart from each other in a third direction perpendicular to the first direction and the second direction, and crack prevention layers disposed on at least a portion of the separation regions, wherein each of the separation regions includes a lower region and upper regions spaced apart from each other in the second direction on the lower region and protruding upwardly from the lower region, and wherein the crack prevention layers are in contact with upper surfaces of the upper regions.</description><language>eng</language><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230105&amp;DB=EPODOC&amp;CC=US&amp;NR=2023005955A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230105&amp;DB=EPODOC&amp;CC=US&amp;NR=2023005955A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NOH, Youngji</creatorcontrib><creatorcontrib>JUNG, Kwangyoung</creatorcontrib><creatorcontrib>PARK, Junghwan</creatorcontrib><creatorcontrib>HAN, Jeehoon</creatorcontrib><creatorcontrib>CHUN, Sanghun</creatorcontrib><title>SEMICONDUCTOR DEVICES AND DATA STORAGE SYSTEMS INCLUDING THE SAME</title><description>A semiconductor device includes a substrate, gate electrodes stacked and spaced apart from each other in a first direction perpendicular to an upper surface of the substrate, channel structures penetrating the gate electrodes, extending in the first direction, and each including a channel layer, separation regions penetrating the gate electrodes, extending in the first direction and a second direction perpendicular to the first direction, and spaced apart from each other in a third direction perpendicular to the first direction and the second direction, and crack prevention layers disposed on at least a portion of the separation regions, wherein each of the separation regions includes a lower region and upper regions spaced apart from each other in the second direction on the lower region and protruding upwardly from the lower region, and wherein the crack prevention layers are in contact with upper surfaces of the upper regions.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAMdvX1dPb3cwl1DvEPUnBxDfN0dg1WcPRzUXBxDHFUCAaKOrq7KgRHBoe4-gYrePo5-4S6ePq5K4R4AEUdfV15GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgZGxgYGppampo6ExcaoAho0r2g</recordid><startdate>20230105</startdate><enddate>20230105</enddate><creator>NOH, Youngji</creator><creator>JUNG, Kwangyoung</creator><creator>PARK, Junghwan</creator><creator>HAN, Jeehoon</creator><creator>CHUN, Sanghun</creator><scope>EVB</scope></search><sort><creationdate>20230105</creationdate><title>SEMICONDUCTOR DEVICES AND DATA STORAGE SYSTEMS INCLUDING THE SAME</title><author>NOH, Youngji ; JUNG, Kwangyoung ; PARK, Junghwan ; HAN, Jeehoon ; CHUN, Sanghun</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023005955A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><toplevel>online_resources</toplevel><creatorcontrib>NOH, Youngji</creatorcontrib><creatorcontrib>JUNG, Kwangyoung</creatorcontrib><creatorcontrib>PARK, Junghwan</creatorcontrib><creatorcontrib>HAN, Jeehoon</creatorcontrib><creatorcontrib>CHUN, Sanghun</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NOH, Youngji</au><au>JUNG, Kwangyoung</au><au>PARK, Junghwan</au><au>HAN, Jeehoon</au><au>CHUN, Sanghun</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICES AND DATA STORAGE SYSTEMS INCLUDING THE SAME</title><date>2023-01-05</date><risdate>2023</risdate><abstract>A semiconductor device includes a substrate, gate electrodes stacked and spaced apart from each other in a first direction perpendicular to an upper surface of the substrate, channel structures penetrating the gate electrodes, extending in the first direction, and each including a channel layer, separation regions penetrating the gate electrodes, extending in the first direction and a second direction perpendicular to the first direction, and spaced apart from each other in a third direction perpendicular to the first direction and the second direction, and crack prevention layers disposed on at least a portion of the separation regions, wherein each of the separation regions includes a lower region and upper regions spaced apart from each other in the second direction on the lower region and protruding upwardly from the lower region, and wherein the crack prevention layers are in contact with upper surfaces of the upper regions.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023005955A1
source esp@cenet
title SEMICONDUCTOR DEVICES AND DATA STORAGE SYSTEMS INCLUDING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T17%3A51%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NOH,%20Youngji&rft.date=2023-01-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023005955A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true