INTEGRATED CIRCUIT DEVELOPMENT USING MACHINE LEARNING-BASED PREDICTION OF POWER, PERFORMANCE, AND AREA

Aspects of the invention include obtaining one or more feature values that define an architecture design of a memory array and implementing a machine learning model to obtain a predicted power, performance, and area (PPA) of the memory array based on the one or more features. The predicted PPA outpu...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Mathews, Abraham, Wang, Geoffrey, Islam, Saiful, Mahmud, Tuhin
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Mathews, Abraham Wang, Geoffrey Islam, Saiful Mahmud, Tuhin
description	Aspects of the invention include obtaining one or more feature values that define an architecture design of a memory array and implementing a machine learning model to obtain a predicted power, performance, and area (PPA) of the memory array based on the one or more features. The predicted PPA output by the machine leaning model is assessed based on predefined PPA goals. A design of an integrated circuit that includes the memory array is finalized and fabricated based on the predicted PPA meeting the predefined PPA goals.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023004701A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023004701A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023004701A13</originalsourceid><addsrcrecordid>eNqNi8EKgkAQQL10iOofBroqrBZ0nnZHXdDZZVzrKBLrKUqw_ycPfUCnB4_3tslkOVAlGMiAtqJ7G8DQjRrnW-IAfWe5ghZ1bZmgIRReRXbFbh28kLE6WMfgSvDuTpKCJymdtMiaUkA2gEK4TzbT-Fzi4cddciwp6DqL83uIyzw-4it-hr4rVHFS6nxROean_6ovfAw1pA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGRATED CIRCUIT DEVELOPMENT USING MACHINE LEARNING-BASED PREDICTION OF POWER, PERFORMANCE, AND AREA</title><source>esp@cenet</source><creator>Mathews, Abraham ; Wang, Geoffrey ; Islam, Saiful ; Mahmud, Tuhin</creator><creatorcontrib>Mathews, Abraham ; Wang, Geoffrey ; Islam, Saiful ; Mahmud, Tuhin</creatorcontrib><description>Aspects of the invention include obtaining one or more feature values that define an architecture design of a memory array and implementing a machine learning model to obtain a predicted power, performance, and area (PPA) of the memory array based on the one or more features. The predicted PPA output by the machine leaning model is assessed based on predefined PPA goals. A design of an integrated circuit that includes the memory array is finalized and fabricated based on the predicted PPA meeting the predefined PPA goals.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230105&DB=EPODOC&CC=US&NR=2023004701A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230105&DB=EPODOC&CC=US&NR=2023004701A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Mathews, Abraham</creatorcontrib><creatorcontrib>Wang, Geoffrey</creatorcontrib><creatorcontrib>Islam, Saiful</creatorcontrib><creatorcontrib>Mahmud, Tuhin</creatorcontrib><title>INTEGRATED CIRCUIT DEVELOPMENT USING MACHINE LEARNING-BASED PREDICTION OF POWER, PERFORMANCE, AND AREA</title><description>Aspects of the invention include obtaining one or more feature values that define an architecture design of a memory array and implementing a machine learning model to obtain a predicted power, performance, and area (PPA) of the memory array based on the one or more features. The predicted PPA output by the machine leaning model is assessed based on predefined PPA goals. A design of an integrated circuit that includes the memory array is finalized and fabricated based on the predicted PPA meeting the predefined PPA goals.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi8EKgkAQQL10iOofBroqrBZ0nnZHXdDZZVzrKBLrKUqw_ycPfUCnB4_3tslkOVAlGMiAtqJ7G8DQjRrnW-IAfWe5ghZ1bZmgIRReRXbFbh28kLE6WMfgSvDuTpKCJymdtMiaUkA2gEK4TzbT-Fzi4cddciwp6DqL83uIyzw-4it-hr4rVHFS6nxROean_6ovfAw1pA</recordid><startdate>20230105</startdate><enddate>20230105</enddate><creator>Mathews, Abraham</creator><creator>Wang, Geoffrey</creator><creator>Islam, Saiful</creator><creator>Mahmud, Tuhin</creator><scope>EVB</scope></search><sort><creationdate>20230105</creationdate><title>INTEGRATED CIRCUIT DEVELOPMENT USING MACHINE LEARNING-BASED PREDICTION OF POWER, PERFORMANCE, AND AREA</title><author>Mathews, Abraham ; Wang, Geoffrey ; Islam, Saiful ; Mahmud, Tuhin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023004701A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Mathews, Abraham</creatorcontrib><creatorcontrib>Wang, Geoffrey</creatorcontrib><creatorcontrib>Islam, Saiful</creatorcontrib><creatorcontrib>Mahmud, Tuhin</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Mathews, Abraham</au><au>Wang, Geoffrey</au><au>Islam, Saiful</au><au>Mahmud, Tuhin</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGRATED CIRCUIT DEVELOPMENT USING MACHINE LEARNING-BASED PREDICTION OF POWER, PERFORMANCE, AND AREA</title><date>2023-01-05</date><risdate>2023</risdate><abstract>Aspects of the invention include obtaining one or more feature values that define an architecture design of a memory array and implementing a machine learning model to obtain a predicted power, performance, and area (PPA) of the memory array based on the one or more features. The predicted PPA output by the machine leaning model is assessed based on predefined PPA goals. A design of an integrated circuit that includes the memory array is finalized and fabricated based on the predicted PPA meeting the predefined PPA goals.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2023004701A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	INTEGRATED CIRCUIT DEVELOPMENT USING MACHINE LEARNING-BASED PREDICTION OF POWER, PERFORMANCE, AND AREA
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T17%3A13%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Mathews,%20Abraham&rft.date=2023-01-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023004701A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true