MULTI-PLANE, MULTI-PROTOCOL MEMORY SWITCH FABRIC WITH CONFIGURABLE TRANSPORT
A multi-plane, multi-protocol memory switch system is disclosed. In some embodiments, a memory switch includes a plurality of switch ports, the memory switch connectable to one or more root complex (RC) devices through one or more respective switch ports of the plurality of switch ports, and the mem...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Muller, Shimon Sankar, Rochan Mukherjee, Shrijeet Hendel, Ariel Norrie, Thomas Greth, John Singh, Gurjeet |
| description | A multi-plane, multi-protocol memory switch system is disclosed. In some embodiments, a memory switch includes a plurality of switch ports, the memory switch connectable to one or more root complex (RC) devices through one or more respective switch ports of the plurality of switch ports, and the memory switch connectable to a set of endpoints through a set of other switch ports of the plurality of switch ports, wherein the set includes zero or multiple endpoints; a cacheline exchange engine configured to provide a data-exchange path between two endpoints and to map an address space of one endpoint to an address space of another endpoint; and a bulk data transfer engine configured to facilitate data-exchange between two endpoints as a source-destination data stream, one endpoint being designated a source address and another endpoint being designated a destination address. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022398207A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022398207A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022398207A13</originalsourceid><addsrcrecordid>eNrjZPDxDfUJ8dQN8HH0c9VRgHKC_EP8nf19FHxdff2DIhWCwz1DnD0U3BydgjydFYAcDwVnfz83T_fQIEcnH1eFkCBHv-AA_6AQHgbWtMSc4lReKM3NoOzmCtSqm1qQH59aXJCYnJqXWhIfGmxkYGRkbGlhZGDuaGhMnCoAqA8vVw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTI-PLANE, MULTI-PROTOCOL MEMORY SWITCH FABRIC WITH CONFIGURABLE TRANSPORT</title><source>esp@cenet</source><creator>Muller, Shimon ; Sankar, Rochan ; Mukherjee, Shrijeet ; Hendel, Ariel ; Norrie, Thomas ; Greth, John ; Singh, Gurjeet</creator><creatorcontrib>Muller, Shimon ; Sankar, Rochan ; Mukherjee, Shrijeet ; Hendel, Ariel ; Norrie, Thomas ; Greth, John ; Singh, Gurjeet</creatorcontrib><description>A multi-plane, multi-protocol memory switch system is disclosed. In some embodiments, a memory switch includes a plurality of switch ports, the memory switch connectable to one or more root complex (RC) devices through one or more respective switch ports of the plurality of switch ports, and the memory switch connectable to a set of endpoints through a set of other switch ports of the plurality of switch ports, wherein the set includes zero or multiple endpoints; a cacheline exchange engine configured to provide a data-exchange path between two endpoints and to map an address space of one endpoint to an address space of another endpoint; and a bulk data transfer engine configured to facilitate data-exchange between two endpoints as a source-destination data stream, one endpoint being designated a source address and another endpoint being designated a destination address.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221215&DB=EPODOC&CC=US&NR=2022398207A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221215&DB=EPODOC&CC=US&NR=2022398207A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Muller, Shimon</creatorcontrib><creatorcontrib>Sankar, Rochan</creatorcontrib><creatorcontrib>Mukherjee, Shrijeet</creatorcontrib><creatorcontrib>Hendel, Ariel</creatorcontrib><creatorcontrib>Norrie, Thomas</creatorcontrib><creatorcontrib>Greth, John</creatorcontrib><creatorcontrib>Singh, Gurjeet</creatorcontrib><title>MULTI-PLANE, MULTI-PROTOCOL MEMORY SWITCH FABRIC WITH CONFIGURABLE TRANSPORT</title><description>A multi-plane, multi-protocol memory switch system is disclosed. In some embodiments, a memory switch includes a plurality of switch ports, the memory switch connectable to one or more root complex (RC) devices through one or more respective switch ports of the plurality of switch ports, and the memory switch connectable to a set of endpoints through a set of other switch ports of the plurality of switch ports, wherein the set includes zero or multiple endpoints; a cacheline exchange engine configured to provide a data-exchange path between two endpoints and to map an address space of one endpoint to an address space of another endpoint; and a bulk data transfer engine configured to facilitate data-exchange between two endpoints as a source-destination data stream, one endpoint being designated a source address and another endpoint being designated a destination address.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPDxDfUJ8dQN8HH0c9VRgHKC_EP8nf19FHxdff2DIhWCwz1DnD0U3BydgjydFYAcDwVnfz83T_fQIEcnH1eFkCBHv-AA_6AQHgbWtMSc4lReKM3NoOzmCtSqm1qQH59aXJCYnJqXWhIfGmxkYGRkbGlhZGDuaGhMnCoAqA8vVw</recordid><startdate>20221215</startdate><enddate>20221215</enddate><creator>Muller, Shimon</creator><creator>Sankar, Rochan</creator><creator>Mukherjee, Shrijeet</creator><creator>Hendel, Ariel</creator><creator>Norrie, Thomas</creator><creator>Greth, John</creator><creator>Singh, Gurjeet</creator><scope>EVB</scope></search><sort><creationdate>20221215</creationdate><title>MULTI-PLANE, MULTI-PROTOCOL MEMORY SWITCH FABRIC WITH CONFIGURABLE TRANSPORT</title><author>Muller, Shimon ; Sankar, Rochan ; Mukherjee, Shrijeet ; Hendel, Ariel ; Norrie, Thomas ; Greth, John ; Singh, Gurjeet</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022398207A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Muller, Shimon</creatorcontrib><creatorcontrib>Sankar, Rochan</creatorcontrib><creatorcontrib>Mukherjee, Shrijeet</creatorcontrib><creatorcontrib>Hendel, Ariel</creatorcontrib><creatorcontrib>Norrie, Thomas</creatorcontrib><creatorcontrib>Greth, John</creatorcontrib><creatorcontrib>Singh, Gurjeet</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Muller, Shimon</au><au>Sankar, Rochan</au><au>Mukherjee, Shrijeet</au><au>Hendel, Ariel</au><au>Norrie, Thomas</au><au>Greth, John</au><au>Singh, Gurjeet</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTI-PLANE, MULTI-PROTOCOL MEMORY SWITCH FABRIC WITH CONFIGURABLE TRANSPORT</title><date>2022-12-15</date><risdate>2022</risdate><abstract>A multi-plane, multi-protocol memory switch system is disclosed. In some embodiments, a memory switch includes a plurality of switch ports, the memory switch connectable to one or more root complex (RC) devices through one or more respective switch ports of the plurality of switch ports, and the memory switch connectable to a set of endpoints through a set of other switch ports of the plurality of switch ports, wherein the set includes zero or multiple endpoints; a cacheline exchange engine configured to provide a data-exchange path between two endpoints and to map an address space of one endpoint to an address space of another endpoint; and a bulk data transfer engine configured to facilitate data-exchange between two endpoints as a source-destination data stream, one endpoint being designated a source address and another endpoint being designated a destination address.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2022398207A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | MULTI-PLANE, MULTI-PROTOCOL MEMORY SWITCH FABRIC WITH CONFIGURABLE TRANSPORT |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T11%3A13%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Muller,%20Shimon&rft.date=2022-12-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022398207A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |