FORMATION METHOD OF SEMICONDUCTOR DEVICE WITH GATE ALL AROUND STRUCTURE

A method for forming a semiconductor device structure is provided. The method includes forming an n-type doped region in a semiconductor substrate and forming a semiconductor stack over the semiconductor substrate. The semiconductor stack has multiple sacrificial layers and multiple semiconductor la...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHOU, Hung-Ju, YU, Te-An, CHANG, Jet-Rung, KUO, Jiun-Ming, LIN, Yen-Po
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHOU, Hung-Ju
YU, Te-An
CHANG, Jet-Rung
KUO, Jiun-Ming
LIN, Yen-Po
description A method for forming a semiconductor device structure is provided. The method includes forming an n-type doped region in a semiconductor substrate and forming a semiconductor stack over the semiconductor substrate. The semiconductor stack has multiple sacrificial layers and multiple semiconductor layers laid out alternately. The method also includes introducing n-type dopants from the n-type doped region into the semiconductor stack during the forming of the semiconductor stack. The method further includes patterning the semiconductor stack to form a fin structure and forming a dummy gate stack to wrap around a portion of the fin structure. In addition, the method includes removing the dummy gate stack and the sacrificial layers to release multiple semiconductor nanostructures made up of remaining portions of the semiconductor layers. The method includes forming a metal gate stack to wrap around the semiconductor nanostructures.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022384605A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022384605A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022384605A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w4GzUFMV15BcmkCTg-SiYykSJ9FC_X908AOc3vKWorOUgmJPEQKyIwNkIWPwmqIpmimBwYvXCFfPDjrFCKrvQSUq0UDm9E0l4Vos7uNjrpufK7G1yNrt6vQa6jyNt_qs76Fk2UjZng-n5qj27X_rA5zOLaY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FORMATION METHOD OF SEMICONDUCTOR DEVICE WITH GATE ALL AROUND STRUCTURE</title><source>esp@cenet</source><creator>CHOU, Hung-Ju ; YU, Te-An ; CHANG, Jet-Rung ; KUO, Jiun-Ming ; LIN, Yen-Po</creator><creatorcontrib>CHOU, Hung-Ju ; YU, Te-An ; CHANG, Jet-Rung ; KUO, Jiun-Ming ; LIN, Yen-Po</creatorcontrib><description>A method for forming a semiconductor device structure is provided. The method includes forming an n-type doped region in a semiconductor substrate and forming a semiconductor stack over the semiconductor substrate. The semiconductor stack has multiple sacrificial layers and multiple semiconductor layers laid out alternately. The method also includes introducing n-type dopants from the n-type doped region into the semiconductor stack during the forming of the semiconductor stack. The method further includes patterning the semiconductor stack to form a fin structure and forming a dummy gate stack to wrap around a portion of the fin structure. In addition, the method includes removing the dummy gate stack and the sacrificial layers to release multiple semiconductor nanostructures made up of remaining portions of the semiconductor layers. The method includes forming a metal gate stack to wrap around the semiconductor nanostructures.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221201&amp;DB=EPODOC&amp;CC=US&amp;NR=2022384605A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221201&amp;DB=EPODOC&amp;CC=US&amp;NR=2022384605A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHOU, Hung-Ju</creatorcontrib><creatorcontrib>YU, Te-An</creatorcontrib><creatorcontrib>CHANG, Jet-Rung</creatorcontrib><creatorcontrib>KUO, Jiun-Ming</creatorcontrib><creatorcontrib>LIN, Yen-Po</creatorcontrib><title>FORMATION METHOD OF SEMICONDUCTOR DEVICE WITH GATE ALL AROUND STRUCTURE</title><description>A method for forming a semiconductor device structure is provided. The method includes forming an n-type doped region in a semiconductor substrate and forming a semiconductor stack over the semiconductor substrate. The semiconductor stack has multiple sacrificial layers and multiple semiconductor layers laid out alternately. The method also includes introducing n-type dopants from the n-type doped region into the semiconductor stack during the forming of the semiconductor stack. The method further includes patterning the semiconductor stack to form a fin structure and forming a dummy gate stack to wrap around a portion of the fin structure. In addition, the method includes removing the dummy gate stack and the sacrificial layers to release multiple semiconductor nanostructures made up of remaining portions of the semiconductor layers. The method includes forming a metal gate stack to wrap around the semiconductor nanostructures.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w4GzUFMV15BcmkCTg-SiYykSJ9FC_X908AOc3vKWorOUgmJPEQKyIwNkIWPwmqIpmimBwYvXCFfPDjrFCKrvQSUq0UDm9E0l4Vos7uNjrpufK7G1yNrt6vQa6jyNt_qs76Fk2UjZng-n5qj27X_rA5zOLaY</recordid><startdate>20221201</startdate><enddate>20221201</enddate><creator>CHOU, Hung-Ju</creator><creator>YU, Te-An</creator><creator>CHANG, Jet-Rung</creator><creator>KUO, Jiun-Ming</creator><creator>LIN, Yen-Po</creator><scope>EVB</scope></search><sort><creationdate>20221201</creationdate><title>FORMATION METHOD OF SEMICONDUCTOR DEVICE WITH GATE ALL AROUND STRUCTURE</title><author>CHOU, Hung-Ju ; YU, Te-An ; CHANG, Jet-Rung ; KUO, Jiun-Ming ; LIN, Yen-Po</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022384605A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHOU, Hung-Ju</creatorcontrib><creatorcontrib>YU, Te-An</creatorcontrib><creatorcontrib>CHANG, Jet-Rung</creatorcontrib><creatorcontrib>KUO, Jiun-Ming</creatorcontrib><creatorcontrib>LIN, Yen-Po</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHOU, Hung-Ju</au><au>YU, Te-An</au><au>CHANG, Jet-Rung</au><au>KUO, Jiun-Ming</au><au>LIN, Yen-Po</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FORMATION METHOD OF SEMICONDUCTOR DEVICE WITH GATE ALL AROUND STRUCTURE</title><date>2022-12-01</date><risdate>2022</risdate><abstract>A method for forming a semiconductor device structure is provided. The method includes forming an n-type doped region in a semiconductor substrate and forming a semiconductor stack over the semiconductor substrate. The semiconductor stack has multiple sacrificial layers and multiple semiconductor layers laid out alternately. The method also includes introducing n-type dopants from the n-type doped region into the semiconductor stack during the forming of the semiconductor stack. The method further includes patterning the semiconductor stack to form a fin structure and forming a dummy gate stack to wrap around a portion of the fin structure. In addition, the method includes removing the dummy gate stack and the sacrificial layers to release multiple semiconductor nanostructures made up of remaining portions of the semiconductor layers. The method includes forming a metal gate stack to wrap around the semiconductor nanostructures.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2022384605A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title FORMATION METHOD OF SEMICONDUCTOR DEVICE WITH GATE ALL AROUND STRUCTURE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T21%3A12%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHOU,%20Hung-Ju&rft.date=2022-12-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022384605A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true