THREE-DIMENSIONAL SEMICONDUCTOR DEVICES

A three-dimensional semiconductor memory device is disclosed. The device may include a first source conductive pattern comprising a polycrystalline material including first crystal grains on a substrate, the substrate may comprising a polycrystalline material including second crystal grains, a grain...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHOI, Ji-Hoon, KIM, Jung-Hwan, KIM, Sunggil, KIM, Seulye, KIM, Dongkyum
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHOI, Ji-Hoon
KIM, Jung-Hwan
KIM, Sunggil
KIM, Seulye
KIM, Dongkyum
description A three-dimensional semiconductor memory device is disclosed. The device may include a first source conductive pattern comprising a polycrystalline material including first crystal grains on a substrate, the substrate may comprising a polycrystalline material including second crystal grains, a grain size of the first crystal grains being smaller than a grain size of the second crystal grains, a stack including a plurality of gate electrodes, the plurality of gates stacked on the first source conductive pattern, and a vertical channel portion penetrating the stack and the first source conductive pattern, and the vertical channel portion being in contact with a side surface of the first source conductive pattern.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022384482A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022384482A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022384482A13</originalsourceid><addsrcrecordid>eNrjZFAP8QhyddV18fR19Qv29Pdz9FEIdvX1dPb3cwl1DvEPUnBxDfN0dg3mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkZGxhYmJhZGjobGxKkCAI9gJQI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>THREE-DIMENSIONAL SEMICONDUCTOR DEVICES</title><source>esp@cenet</source><creator>CHOI, Ji-Hoon ; KIM, Jung-Hwan ; KIM, Sunggil ; KIM, Seulye ; KIM, Dongkyum</creator><creatorcontrib>CHOI, Ji-Hoon ; KIM, Jung-Hwan ; KIM, Sunggil ; KIM, Seulye ; KIM, Dongkyum</creatorcontrib><description>A three-dimensional semiconductor memory device is disclosed. The device may include a first source conductive pattern comprising a polycrystalline material including first crystal grains on a substrate, the substrate may comprising a polycrystalline material including second crystal grains, a grain size of the first crystal grains being smaller than a grain size of the second crystal grains, a stack including a plurality of gate electrodes, the plurality of gates stacked on the first source conductive pattern, and a vertical channel portion penetrating the stack and the first source conductive pattern, and the vertical channel portion being in contact with a side surface of the first source conductive pattern.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221201&amp;DB=EPODOC&amp;CC=US&amp;NR=2022384482A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20221201&amp;DB=EPODOC&amp;CC=US&amp;NR=2022384482A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHOI, Ji-Hoon</creatorcontrib><creatorcontrib>KIM, Jung-Hwan</creatorcontrib><creatorcontrib>KIM, Sunggil</creatorcontrib><creatorcontrib>KIM, Seulye</creatorcontrib><creatorcontrib>KIM, Dongkyum</creatorcontrib><title>THREE-DIMENSIONAL SEMICONDUCTOR DEVICES</title><description>A three-dimensional semiconductor memory device is disclosed. The device may include a first source conductive pattern comprising a polycrystalline material including first crystal grains on a substrate, the substrate may comprising a polycrystalline material including second crystal grains, a grain size of the first crystal grains being smaller than a grain size of the second crystal grains, a stack including a plurality of gate electrodes, the plurality of gates stacked on the first source conductive pattern, and a vertical channel portion penetrating the stack and the first source conductive pattern, and the vertical channel portion being in contact with a side surface of the first source conductive pattern.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAP8QhyddV18fR19Qv29Pdz9FEIdvX1dPb3cwl1DvEPUnBxDfN0dg3mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkZGxhYmJhZGjobGxKkCAI9gJQI</recordid><startdate>20221201</startdate><enddate>20221201</enddate><creator>CHOI, Ji-Hoon</creator><creator>KIM, Jung-Hwan</creator><creator>KIM, Sunggil</creator><creator>KIM, Seulye</creator><creator>KIM, Dongkyum</creator><scope>EVB</scope></search><sort><creationdate>20221201</creationdate><title>THREE-DIMENSIONAL SEMICONDUCTOR DEVICES</title><author>CHOI, Ji-Hoon ; KIM, Jung-Hwan ; KIM, Sunggil ; KIM, Seulye ; KIM, Dongkyum</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022384482A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHOI, Ji-Hoon</creatorcontrib><creatorcontrib>KIM, Jung-Hwan</creatorcontrib><creatorcontrib>KIM, Sunggil</creatorcontrib><creatorcontrib>KIM, Seulye</creatorcontrib><creatorcontrib>KIM, Dongkyum</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHOI, Ji-Hoon</au><au>KIM, Jung-Hwan</au><au>KIM, Sunggil</au><au>KIM, Seulye</au><au>KIM, Dongkyum</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>THREE-DIMENSIONAL SEMICONDUCTOR DEVICES</title><date>2022-12-01</date><risdate>2022</risdate><abstract>A three-dimensional semiconductor memory device is disclosed. The device may include a first source conductive pattern comprising a polycrystalline material including first crystal grains on a substrate, the substrate may comprising a polycrystalline material including second crystal grains, a grain size of the first crystal grains being smaller than a grain size of the second crystal grains, a stack including a plurality of gate electrodes, the plurality of gates stacked on the first source conductive pattern, and a vertical channel portion penetrating the stack and the first source conductive pattern, and the vertical channel portion being in contact with a side surface of the first source conductive pattern.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2022384482A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title THREE-DIMENSIONAL SEMICONDUCTOR DEVICES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T08%3A34%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHOI,%20Ji-Hoon&rft.date=2022-12-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022384482A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true