DIGITAL LDO PASSGATE ROTATION
A system includes a digital controller in a voltage regulator. The system also includes a passgate array including two or more passgate transistors, where the passgate array is configured to provide a load current to a load, and where the digital controller is configured to activate and deactivate e...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | DORNSEIFER, Frank GERBER, Johannes RUCK, Bernhard Wolfgang SICHERT, Christian Josef QAIYUM, Asif GHARIB, Fraj KUHN, Ruediger |
description | A system includes a digital controller in a voltage regulator. The system also includes a passgate array including two or more passgate transistors, where the passgate array is configured to provide a load current to a load, and where the digital controller is configured to activate and deactivate each passgate transistor in the passgate array. The system also includes a feedback loop configured to provide an error signal to the digital controller, the error signal based on a difference between an output voltage of the voltage regulator and a programmed voltage for the voltage regulator. The digital controller is configured to activate or deactivate a passgate transistor based at least in part on the error signal. The digital controller is also configured to activate at least one passgate transistor and deactivate at least one passgate transistor responsive to a clock cycle. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022374035A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022374035A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022374035A13</originalsourceid><addsrcrecordid>eNrjZJB18XT3DHH0UfBx8VcIcAwOdncMcVUI8g9xDPH09-NhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRkbG5iYGxqaOhsbEqQIAEdsh9Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DIGITAL LDO PASSGATE ROTATION</title><source>esp@cenet</source><creator>DORNSEIFER, Frank ; GERBER, Johannes ; RUCK, Bernhard Wolfgang ; SICHERT, Christian Josef ; QAIYUM, Asif ; GHARIB, Fraj ; KUHN, Ruediger</creator><creatorcontrib>DORNSEIFER, Frank ; GERBER, Johannes ; RUCK, Bernhard Wolfgang ; SICHERT, Christian Josef ; QAIYUM, Asif ; GHARIB, Fraj ; KUHN, Ruediger</creatorcontrib><description>A system includes a digital controller in a voltage regulator. The system also includes a passgate array including two or more passgate transistors, where the passgate array is configured to provide a load current to a load, and where the digital controller is configured to activate and deactivate each passgate transistor in the passgate array. The system also includes a feedback loop configured to provide an error signal to the digital controller, the error signal based on a difference between an output voltage of the voltage regulator and a programmed voltage for the voltage regulator. The digital controller is configured to activate or deactivate a passgate transistor based at least in part on the error signal. The digital controller is also configured to activate at least one passgate transistor and deactivate at least one passgate transistor responsive to a clock cycle.</description><language>eng</language><subject>CONTROLLING ; PHYSICS ; REGULATING ; SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221124&DB=EPODOC&CC=US&NR=2022374035A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221124&DB=EPODOC&CC=US&NR=2022374035A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DORNSEIFER, Frank</creatorcontrib><creatorcontrib>GERBER, Johannes</creatorcontrib><creatorcontrib>RUCK, Bernhard Wolfgang</creatorcontrib><creatorcontrib>SICHERT, Christian Josef</creatorcontrib><creatorcontrib>QAIYUM, Asif</creatorcontrib><creatorcontrib>GHARIB, Fraj</creatorcontrib><creatorcontrib>KUHN, Ruediger</creatorcontrib><title>DIGITAL LDO PASSGATE ROTATION</title><description>A system includes a digital controller in a voltage regulator. The system also includes a passgate array including two or more passgate transistors, where the passgate array is configured to provide a load current to a load, and where the digital controller is configured to activate and deactivate each passgate transistor in the passgate array. The system also includes a feedback loop configured to provide an error signal to the digital controller, the error signal based on a difference between an output voltage of the voltage regulator and a programmed voltage for the voltage regulator. The digital controller is configured to activate or deactivate a passgate transistor based at least in part on the error signal. The digital controller is also configured to activate at least one passgate transistor and deactivate at least one passgate transistor responsive to a clock cycle.</description><subject>CONTROLLING</subject><subject>PHYSICS</subject><subject>REGULATING</subject><subject>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJB18XT3DHH0UfBx8VcIcAwOdncMcVUI8g9xDPH09-NhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRkbG5iYGxqaOhsbEqQIAEdsh9Q</recordid><startdate>20221124</startdate><enddate>20221124</enddate><creator>DORNSEIFER, Frank</creator><creator>GERBER, Johannes</creator><creator>RUCK, Bernhard Wolfgang</creator><creator>SICHERT, Christian Josef</creator><creator>QAIYUM, Asif</creator><creator>GHARIB, Fraj</creator><creator>KUHN, Ruediger</creator><scope>EVB</scope></search><sort><creationdate>20221124</creationdate><title>DIGITAL LDO PASSGATE ROTATION</title><author>DORNSEIFER, Frank ; GERBER, Johannes ; RUCK, Bernhard Wolfgang ; SICHERT, Christian Josef ; QAIYUM, Asif ; GHARIB, Fraj ; KUHN, Ruediger</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022374035A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>CONTROLLING</topic><topic>PHYSICS</topic><topic>REGULATING</topic><topic>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</topic><toplevel>online_resources</toplevel><creatorcontrib>DORNSEIFER, Frank</creatorcontrib><creatorcontrib>GERBER, Johannes</creatorcontrib><creatorcontrib>RUCK, Bernhard Wolfgang</creatorcontrib><creatorcontrib>SICHERT, Christian Josef</creatorcontrib><creatorcontrib>QAIYUM, Asif</creatorcontrib><creatorcontrib>GHARIB, Fraj</creatorcontrib><creatorcontrib>KUHN, Ruediger</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DORNSEIFER, Frank</au><au>GERBER, Johannes</au><au>RUCK, Bernhard Wolfgang</au><au>SICHERT, Christian Josef</au><au>QAIYUM, Asif</au><au>GHARIB, Fraj</au><au>KUHN, Ruediger</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DIGITAL LDO PASSGATE ROTATION</title><date>2022-11-24</date><risdate>2022</risdate><abstract>A system includes a digital controller in a voltage regulator. The system also includes a passgate array including two or more passgate transistors, where the passgate array is configured to provide a load current to a load, and where the digital controller is configured to activate and deactivate each passgate transistor in the passgate array. The system also includes a feedback loop configured to provide an error signal to the digital controller, the error signal based on a difference between an output voltage of the voltage regulator and a programmed voltage for the voltage regulator. The digital controller is configured to activate or deactivate a passgate transistor based at least in part on the error signal. The digital controller is also configured to activate at least one passgate transistor and deactivate at least one passgate transistor responsive to a clock cycle.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2022374035A1 |
source | esp@cenet |
subjects | CONTROLLING PHYSICS REGULATING SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES |
title | DIGITAL LDO PASSGATE ROTATION |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T03%3A12%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DORNSEIFER,%20Frank&rft.date=2022-11-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022374035A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |