METHOD FOR MANUFACTURING DISPLAY SUBSTRATE, DISPLAY SUBSTRATE AND DISPLAY DEVICE

Embodiments of the disclosure provide a display substrate and a method for manufacturing the same. The display substrate includes: a base substrate; a thin film transistor including a source-drain metal layer and a first insulating layer; a second insulating layer; a color resist layer; and a third...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LIU, Zexu, LIU, Quanzhou, LIU, Jiantao, JIANG, Tao, ZHANG, Guanyong, QIAN, Haijiao, GAO, Jincheng, ZHAO, Lixing, CHEN, Liang, WANG, Tao
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LIU, Zexu
LIU, Quanzhou
LIU, Jiantao
JIANG, Tao
ZHANG, Guanyong
QIAN, Haijiao
GAO, Jincheng
ZHAO, Lixing
CHEN, Liang
WANG, Tao
description Embodiments of the disclosure provide a display substrate and a method for manufacturing the same. The display substrate includes: a base substrate; a thin film transistor including a source-drain metal layer and a first insulating layer; a second insulating layer; a color resist layer; and a third insulating layer. The third insulating layer comprises a first via hole that sequentially penetrates the third insulating layer, the color resist layer and the second insulating layer and thus extends from the third insulating layer to the source-drain metal layer. A sidewall of the first via hole comprises a first portion formed of a material of the second insulating layer, a second portion formed of a material of the color resist layer, and a third portion formed of a material of the third insulating layer, the second portion is between the first portion and the third portion.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022302180A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022302180A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022302180A13</originalsourceid><addsrcrecordid>eNrjZAjwdQ3x8HdRcPMPUvB19At1c3QOCQ3y9HNXcPEMDvBxjFQIDnUKDglyDHHVwRRScPRzgYu6uIZ5OrvyMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjAyMjYwMjQwsDR0Nj4lQBAE4MMBo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR MANUFACTURING DISPLAY SUBSTRATE, DISPLAY SUBSTRATE AND DISPLAY DEVICE</title><source>esp@cenet</source><creator>LIU, Zexu ; LIU, Quanzhou ; LIU, Jiantao ; JIANG, Tao ; ZHANG, Guanyong ; QIAN, Haijiao ; GAO, Jincheng ; ZHAO, Lixing ; CHEN, Liang ; WANG, Tao</creator><creatorcontrib>LIU, Zexu ; LIU, Quanzhou ; LIU, Jiantao ; JIANG, Tao ; ZHANG, Guanyong ; QIAN, Haijiao ; GAO, Jincheng ; ZHAO, Lixing ; CHEN, Liang ; WANG, Tao</creatorcontrib><description>Embodiments of the disclosure provide a display substrate and a method for manufacturing the same. The display substrate includes: a base substrate; a thin film transistor including a source-drain metal layer and a first insulating layer; a second insulating layer; a color resist layer; and a third insulating layer. The third insulating layer comprises a first via hole that sequentially penetrates the third insulating layer, the color resist layer and the second insulating layer and thus extends from the third insulating layer to the source-drain metal layer. A sidewall of the first via hole comprises a first portion formed of a material of the second insulating layer, a second portion formed of a material of the color resist layer, and a third portion formed of a material of the third insulating layer, the second portion is between the first portion and the third portion.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220922&amp;DB=EPODOC&amp;CC=US&amp;NR=2022302180A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220922&amp;DB=EPODOC&amp;CC=US&amp;NR=2022302180A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIU, Zexu</creatorcontrib><creatorcontrib>LIU, Quanzhou</creatorcontrib><creatorcontrib>LIU, Jiantao</creatorcontrib><creatorcontrib>JIANG, Tao</creatorcontrib><creatorcontrib>ZHANG, Guanyong</creatorcontrib><creatorcontrib>QIAN, Haijiao</creatorcontrib><creatorcontrib>GAO, Jincheng</creatorcontrib><creatorcontrib>ZHAO, Lixing</creatorcontrib><creatorcontrib>CHEN, Liang</creatorcontrib><creatorcontrib>WANG, Tao</creatorcontrib><title>METHOD FOR MANUFACTURING DISPLAY SUBSTRATE, DISPLAY SUBSTRATE AND DISPLAY DEVICE</title><description>Embodiments of the disclosure provide a display substrate and a method for manufacturing the same. The display substrate includes: a base substrate; a thin film transistor including a source-drain metal layer and a first insulating layer; a second insulating layer; a color resist layer; and a third insulating layer. The third insulating layer comprises a first via hole that sequentially penetrates the third insulating layer, the color resist layer and the second insulating layer and thus extends from the third insulating layer to the source-drain metal layer. A sidewall of the first via hole comprises a first portion formed of a material of the second insulating layer, a second portion formed of a material of the color resist layer, and a third portion formed of a material of the third insulating layer, the second portion is between the first portion and the third portion.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAjwdQ3x8HdRcPMPUvB19At1c3QOCQ3y9HNXcPEMDvBxjFQIDnUKDglyDHHVwRRScPRzgYu6uIZ5OrvyMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjAyMjYwMjQwsDR0Nj4lQBAE4MMBo</recordid><startdate>20220922</startdate><enddate>20220922</enddate><creator>LIU, Zexu</creator><creator>LIU, Quanzhou</creator><creator>LIU, Jiantao</creator><creator>JIANG, Tao</creator><creator>ZHANG, Guanyong</creator><creator>QIAN, Haijiao</creator><creator>GAO, Jincheng</creator><creator>ZHAO, Lixing</creator><creator>CHEN, Liang</creator><creator>WANG, Tao</creator><scope>EVB</scope></search><sort><creationdate>20220922</creationdate><title>METHOD FOR MANUFACTURING DISPLAY SUBSTRATE, DISPLAY SUBSTRATE AND DISPLAY DEVICE</title><author>LIU, Zexu ; LIU, Quanzhou ; LIU, Jiantao ; JIANG, Tao ; ZHANG, Guanyong ; QIAN, Haijiao ; GAO, Jincheng ; ZHAO, Lixing ; CHEN, Liang ; WANG, Tao</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022302180A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LIU, Zexu</creatorcontrib><creatorcontrib>LIU, Quanzhou</creatorcontrib><creatorcontrib>LIU, Jiantao</creatorcontrib><creatorcontrib>JIANG, Tao</creatorcontrib><creatorcontrib>ZHANG, Guanyong</creatorcontrib><creatorcontrib>QIAN, Haijiao</creatorcontrib><creatorcontrib>GAO, Jincheng</creatorcontrib><creatorcontrib>ZHAO, Lixing</creatorcontrib><creatorcontrib>CHEN, Liang</creatorcontrib><creatorcontrib>WANG, Tao</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIU, Zexu</au><au>LIU, Quanzhou</au><au>LIU, Jiantao</au><au>JIANG, Tao</au><au>ZHANG, Guanyong</au><au>QIAN, Haijiao</au><au>GAO, Jincheng</au><au>ZHAO, Lixing</au><au>CHEN, Liang</au><au>WANG, Tao</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR MANUFACTURING DISPLAY SUBSTRATE, DISPLAY SUBSTRATE AND DISPLAY DEVICE</title><date>2022-09-22</date><risdate>2022</risdate><abstract>Embodiments of the disclosure provide a display substrate and a method for manufacturing the same. The display substrate includes: a base substrate; a thin film transistor including a source-drain metal layer and a first insulating layer; a second insulating layer; a color resist layer; and a third insulating layer. The third insulating layer comprises a first via hole that sequentially penetrates the third insulating layer, the color resist layer and the second insulating layer and thus extends from the third insulating layer to the source-drain metal layer. A sidewall of the first via hole comprises a first portion formed of a material of the second insulating layer, a second portion formed of a material of the color resist layer, and a third portion formed of a material of the third insulating layer, the second portion is between the first portion and the third portion.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2022302180A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title METHOD FOR MANUFACTURING DISPLAY SUBSTRATE, DISPLAY SUBSTRATE AND DISPLAY DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T19%3A33%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIU,%20Zexu&rft.date=2022-09-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022302180A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true