Stack of Horizontally Extending and Vertically Overlapping Features, Methods of Forming Circuitry Components, and Methods of Forming an Array of Memory Cells
A method of forming circuitry components includes forming a stack of horizontally extending and vertically overlapping features. The features extend horizontally though a primary portion of the stack with at least some of the features extending farther in the horizontal direction in an end portion....
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Lindsay, Roger W Tang, Sanh D Parat, Krishna K |
description | A method of forming circuitry components includes forming a stack of horizontally extending and vertically overlapping features. The features extend horizontally though a primary portion of the stack with at least some of the features extending farther in the horizontal direction in an end portion. Operative structures are formed vertically through the features in the primary portion and dummy structures are formed vertically through the features in the end portion. Openings are formed through the features to form horizontally elongated and vertically overlapping lines from material of the features. The lines individually extend laterally about sides of vertically extending portions of both the operative structures and the dummy structures. Sacrificial material that is elevationally between the lines is at least partially removed in the primary and end portions laterally between the openings. Other aspects and implementations are disclosed. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022302015A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022302015A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022302015A13</originalsourceid><addsrcrecordid>eNqNjDEKwkAQRdNYiHqHBVuFJOIBQkhIIxZRWxmSiS5udpbZUYx38a66Ymlh9eG_9_84etYCzUVRpypi_SArYMygirugbbU9KbCtOiCLbj5ge0M24FxAJYJcGf1CbVDO1PpwUxL3Aeaam6sWHlROvSOLVt5iePshg1UZMwyh22BPYYXG-Gk06sB4nH1zEs3LYpdXS3R0RO-gQYty3NdpnKarOI2TdZas_rNeAqZUBg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Stack of Horizontally Extending and Vertically Overlapping Features, Methods of Forming Circuitry Components, and Methods of Forming an Array of Memory Cells</title><source>esp@cenet</source><creator>Lindsay, Roger W ; Tang, Sanh D ; Parat, Krishna K</creator><creatorcontrib>Lindsay, Roger W ; Tang, Sanh D ; Parat, Krishna K</creatorcontrib><description>A method of forming circuitry components includes forming a stack of horizontally extending and vertically overlapping features. The features extend horizontally though a primary portion of the stack with at least some of the features extending farther in the horizontal direction in an end portion. Operative structures are formed vertically through the features in the primary portion and dummy structures are formed vertically through the features in the end portion. Openings are formed through the features to form horizontally elongated and vertically overlapping lines from material of the features. The lines individually extend laterally about sides of vertically extending portions of both the operative structures and the dummy structures. Sacrificial material that is elevationally between the lines is at least partially removed in the primary and end portions laterally between the openings. Other aspects and implementations are disclosed.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220922&DB=EPODOC&CC=US&NR=2022302015A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220922&DB=EPODOC&CC=US&NR=2022302015A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lindsay, Roger W</creatorcontrib><creatorcontrib>Tang, Sanh D</creatorcontrib><creatorcontrib>Parat, Krishna K</creatorcontrib><title>Stack of Horizontally Extending and Vertically Overlapping Features, Methods of Forming Circuitry Components, and Methods of Forming an Array of Memory Cells</title><description>A method of forming circuitry components includes forming a stack of horizontally extending and vertically overlapping features. The features extend horizontally though a primary portion of the stack with at least some of the features extending farther in the horizontal direction in an end portion. Operative structures are formed vertically through the features in the primary portion and dummy structures are formed vertically through the features in the end portion. Openings are formed through the features to form horizontally elongated and vertically overlapping lines from material of the features. The lines individually extend laterally about sides of vertically extending portions of both the operative structures and the dummy structures. Sacrificial material that is elevationally between the lines is at least partially removed in the primary and end portions laterally between the openings. Other aspects and implementations are disclosed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjDEKwkAQRdNYiHqHBVuFJOIBQkhIIxZRWxmSiS5udpbZUYx38a66Ymlh9eG_9_84etYCzUVRpypi_SArYMygirugbbU9KbCtOiCLbj5ge0M24FxAJYJcGf1CbVDO1PpwUxL3Aeaam6sWHlROvSOLVt5iePshg1UZMwyh22BPYYXG-Gk06sB4nH1zEs3LYpdXS3R0RO-gQYty3NdpnKarOI2TdZas_rNeAqZUBg</recordid><startdate>20220922</startdate><enddate>20220922</enddate><creator>Lindsay, Roger W</creator><creator>Tang, Sanh D</creator><creator>Parat, Krishna K</creator><scope>EVB</scope></search><sort><creationdate>20220922</creationdate><title>Stack of Horizontally Extending and Vertically Overlapping Features, Methods of Forming Circuitry Components, and Methods of Forming an Array of Memory Cells</title><author>Lindsay, Roger W ; Tang, Sanh D ; Parat, Krishna K</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022302015A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Lindsay, Roger W</creatorcontrib><creatorcontrib>Tang, Sanh D</creatorcontrib><creatorcontrib>Parat, Krishna K</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lindsay, Roger W</au><au>Tang, Sanh D</au><au>Parat, Krishna K</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Stack of Horizontally Extending and Vertically Overlapping Features, Methods of Forming Circuitry Components, and Methods of Forming an Array of Memory Cells</title><date>2022-09-22</date><risdate>2022</risdate><abstract>A method of forming circuitry components includes forming a stack of horizontally extending and vertically overlapping features. The features extend horizontally though a primary portion of the stack with at least some of the features extending farther in the horizontal direction in an end portion. Operative structures are formed vertically through the features in the primary portion and dummy structures are formed vertically through the features in the end portion. Openings are formed through the features to form horizontally elongated and vertically overlapping lines from material of the features. The lines individually extend laterally about sides of vertically extending portions of both the operative structures and the dummy structures. Sacrificial material that is elevationally between the lines is at least partially removed in the primary and end portions laterally between the openings. Other aspects and implementations are disclosed.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2022302015A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES |
title | Stack of Horizontally Extending and Vertically Overlapping Features, Methods of Forming Circuitry Components, and Methods of Forming an Array of Memory Cells |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T04%3A53%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lindsay,%20Roger%20W&rft.date=2022-09-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022302015A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |