APPLICATION PROCESSOR PERFORMING A DYNAMIC VOLTAGE AND FREQUENCY SCALING OPERATION, COMPUTING SYSTEM INCLUDING THE SAME, AND OPERATION METHOD THEREOF

A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core id...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YOON, SEOK-JU, SUNG, NAK-WOO, KIM, TAEK-KI, SUH, SEUNGULL, JO, EUN-OK, YOO, JAE-JOON
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YOON, SEOK-JU
SUNG, NAK-WOO
KIM, TAEK-KI
SUH, SEUNGULL
JO, EUN-OK
YOO, JAE-JOON
description A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core idle cycle of a period in which the at least one core is in an idle state, generating information about a memory access stall cycle of a period in which the at least one core accesses the memory interface in the core active cycle, correcting the core active cycle using the information about the memory access stall cycle to calculate a load on the at least one core using the corrected core active cycle, and performing a DVFS operation on the at least one core using the calculated load on the at least one core.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022261060A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022261060A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022261060A13</originalsourceid><addsrcrecordid>eNqNjMEKgkAURd20iOofHrQ1UAP3j_GpA868aWYMXInEtIoS7Ff631KidasL995z1tELjWmkQC9Zg7EsyDm2YMiWbJXUFSAUnUYlBZy58VgRoC6gtHRqSYsOnMBm_vGHWTQxCFam9XPpOudJgdSiaYu58DWBQ0XxYvkxoMjXXMyzJS630eo63Kaw--Ym2pfkRX0I46MP0zhcwj08-9ZlSZZleZrkCabH_15v1VJC_w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>APPLICATION PROCESSOR PERFORMING A DYNAMIC VOLTAGE AND FREQUENCY SCALING OPERATION, COMPUTING SYSTEM INCLUDING THE SAME, AND OPERATION METHOD THEREOF</title><source>esp@cenet</source><creator>YOON, SEOK-JU ; SUNG, NAK-WOO ; KIM, TAEK-KI ; SUH, SEUNGULL ; JO, EUN-OK ; YOO, JAE-JOON</creator><creatorcontrib>YOON, SEOK-JU ; SUNG, NAK-WOO ; KIM, TAEK-KI ; SUH, SEUNGULL ; JO, EUN-OK ; YOO, JAE-JOON</creatorcontrib><description>A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core idle cycle of a period in which the at least one core is in an idle state, generating information about a memory access stall cycle of a period in which the at least one core accesses the memory interface in the core active cycle, correcting the core active cycle using the information about the memory access stall cycle to calculate a load on the at least one core using the corrected core active cycle, and performing a DVFS operation on the at least one core using the calculated load on the at least one core.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220818&amp;DB=EPODOC&amp;CC=US&amp;NR=2022261060A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220818&amp;DB=EPODOC&amp;CC=US&amp;NR=2022261060A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YOON, SEOK-JU</creatorcontrib><creatorcontrib>SUNG, NAK-WOO</creatorcontrib><creatorcontrib>KIM, TAEK-KI</creatorcontrib><creatorcontrib>SUH, SEUNGULL</creatorcontrib><creatorcontrib>JO, EUN-OK</creatorcontrib><creatorcontrib>YOO, JAE-JOON</creatorcontrib><title>APPLICATION PROCESSOR PERFORMING A DYNAMIC VOLTAGE AND FREQUENCY SCALING OPERATION, COMPUTING SYSTEM INCLUDING THE SAME, AND OPERATION METHOD THEREOF</title><description>A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core idle cycle of a period in which the at least one core is in an idle state, generating information about a memory access stall cycle of a period in which the at least one core accesses the memory interface in the core active cycle, correcting the core active cycle using the information about the memory access stall cycle to calculate a load on the at least one core using the corrected core active cycle, and performing a DVFS operation on the at least one core using the calculated load on the at least one core.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjMEKgkAURd20iOofHrQ1UAP3j_GpA868aWYMXInEtIoS7Ff631KidasL995z1tELjWmkQC9Zg7EsyDm2YMiWbJXUFSAUnUYlBZy58VgRoC6gtHRqSYsOnMBm_vGHWTQxCFam9XPpOudJgdSiaYu58DWBQ0XxYvkxoMjXXMyzJS630eo63Kaw--Ym2pfkRX0I46MP0zhcwj08-9ZlSZZleZrkCabH_15v1VJC_w</recordid><startdate>20220818</startdate><enddate>20220818</enddate><creator>YOON, SEOK-JU</creator><creator>SUNG, NAK-WOO</creator><creator>KIM, TAEK-KI</creator><creator>SUH, SEUNGULL</creator><creator>JO, EUN-OK</creator><creator>YOO, JAE-JOON</creator><scope>EVB</scope></search><sort><creationdate>20220818</creationdate><title>APPLICATION PROCESSOR PERFORMING A DYNAMIC VOLTAGE AND FREQUENCY SCALING OPERATION, COMPUTING SYSTEM INCLUDING THE SAME, AND OPERATION METHOD THEREOF</title><author>YOON, SEOK-JU ; SUNG, NAK-WOO ; KIM, TAEK-KI ; SUH, SEUNGULL ; JO, EUN-OK ; YOO, JAE-JOON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022261060A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>YOON, SEOK-JU</creatorcontrib><creatorcontrib>SUNG, NAK-WOO</creatorcontrib><creatorcontrib>KIM, TAEK-KI</creatorcontrib><creatorcontrib>SUH, SEUNGULL</creatorcontrib><creatorcontrib>JO, EUN-OK</creatorcontrib><creatorcontrib>YOO, JAE-JOON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YOON, SEOK-JU</au><au>SUNG, NAK-WOO</au><au>KIM, TAEK-KI</au><au>SUH, SEUNGULL</au><au>JO, EUN-OK</au><au>YOO, JAE-JOON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>APPLICATION PROCESSOR PERFORMING A DYNAMIC VOLTAGE AND FREQUENCY SCALING OPERATION, COMPUTING SYSTEM INCLUDING THE SAME, AND OPERATION METHOD THEREOF</title><date>2022-08-18</date><risdate>2022</risdate><abstract>A method of operating an application processor including a central processing unit (CPU) with at least one core and a memory interface includes measuring, during a first period, a core active cycle of a period in which the at least one core performs an operation to execute instructions and a core idle cycle of a period in which the at least one core is in an idle state, generating information about a memory access stall cycle of a period in which the at least one core accesses the memory interface in the core active cycle, correcting the core active cycle using the information about the memory access stall cycle to calculate a load on the at least one core using the corrected core active cycle, and performing a DVFS operation on the at least one core using the calculated load on the at least one core.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2022261060A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title APPLICATION PROCESSOR PERFORMING A DYNAMIC VOLTAGE AND FREQUENCY SCALING OPERATION, COMPUTING SYSTEM INCLUDING THE SAME, AND OPERATION METHOD THEREOF
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T10%3A11%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YOON,%20SEOK-JU&rft.date=2022-08-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022261060A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true