OVERLAPPING PRINTED CIRCUIT BOARDS AND ELECTRONIC DEVICE INCLUDING SAME

According to an embodiment of the disclosure, an electronic device comprises a first printed circuit board including a first electrical terminal exposed on one face of a first area, a second electrical terminal exposed on the one face of a second area and insulated from the first electrical terminal...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LEE, Hyeongju, PARK, Jinyong, YUN, Hyelim, PARK, Jungsik, KIM, Taewoo, MIN, Bongkyu
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LEE, Hyeongju
PARK, Jinyong
YUN, Hyelim
PARK, Jungsik
KIM, Taewoo
MIN, Bongkyu
description According to an embodiment of the disclosure, an electronic device comprises a first printed circuit board including a first electrical terminal exposed on one face of a first area, a second electrical terminal exposed on the one face of a second area and insulated from the first electrical terminal, and a first ground terminal exposed on the one face of a third area formed between the first area and the second area, the third area having a width narrower than a width of the first area or the width of the second area; and a second printed circuit board including a third electrical terminal exposed on one face of a fourth area, a fourth electrical terminal exposed on the one face of a fifth area and electrically connected to the third electrical terminal, and a second ground terminal exposed on the one face of a sixth area located between the fourth area and the fifth area, wherein the second printed circuit board is disposed on the first printed circuit board to overlap the third area, the first electrical terminal and the third electrical terminal are electrically coupled to each other, the second electrical terminal and the fourth electrical terminal are electrically coupled to each other, and the first ground terminal and the second ground terminal are electrically coupled to each other.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022240384A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022240384A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022240384A13</originalsourceid><addsrcrecordid>eNrjZHD3D3MN8nEMCPD0c1cICPL0C3F1UXD2DHIO9QxRcPJ3DHIJVnD0c1Fw9XF1Dgny9_N0VnBxDfN0dlXw9HP2CXUBaQt29HXlYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkZGRiYGxhYmjobGxKkCAJCzLXE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>OVERLAPPING PRINTED CIRCUIT BOARDS AND ELECTRONIC DEVICE INCLUDING SAME</title><source>esp@cenet</source><creator>LEE, Hyeongju ; PARK, Jinyong ; YUN, Hyelim ; PARK, Jungsik ; KIM, Taewoo ; MIN, Bongkyu</creator><creatorcontrib>LEE, Hyeongju ; PARK, Jinyong ; YUN, Hyelim ; PARK, Jungsik ; KIM, Taewoo ; MIN, Bongkyu</creatorcontrib><description>According to an embodiment of the disclosure, an electronic device comprises a first printed circuit board including a first electrical terminal exposed on one face of a first area, a second electrical terminal exposed on the one face of a second area and insulated from the first electrical terminal, and a first ground terminal exposed on the one face of a third area formed between the first area and the second area, the third area having a width narrower than a width of the first area or the width of the second area; and a second printed circuit board including a third electrical terminal exposed on one face of a fourth area, a fourth electrical terminal exposed on the one face of a fifth area and electrically connected to the third electrical terminal, and a second ground terminal exposed on the one face of a sixth area located between the fourth area and the fifth area, wherein the second printed circuit board is disposed on the first printed circuit board to overlap the third area, the first electrical terminal and the third electrical terminal are electrically coupled to each other, the second electrical terminal and the fourth electrical terminal are electrically coupled to each other, and the first ground terminal and the second ground terminal are electrically coupled to each other.</description><language>eng</language><subject>ANTENNAS, i.e. RADIO AERIALS ; BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; TELEPHONIC COMMUNICATION</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220728&amp;DB=EPODOC&amp;CC=US&amp;NR=2022240384A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220728&amp;DB=EPODOC&amp;CC=US&amp;NR=2022240384A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEE, Hyeongju</creatorcontrib><creatorcontrib>PARK, Jinyong</creatorcontrib><creatorcontrib>YUN, Hyelim</creatorcontrib><creatorcontrib>PARK, Jungsik</creatorcontrib><creatorcontrib>KIM, Taewoo</creatorcontrib><creatorcontrib>MIN, Bongkyu</creatorcontrib><title>OVERLAPPING PRINTED CIRCUIT BOARDS AND ELECTRONIC DEVICE INCLUDING SAME</title><description>According to an embodiment of the disclosure, an electronic device comprises a first printed circuit board including a first electrical terminal exposed on one face of a first area, a second electrical terminal exposed on the one face of a second area and insulated from the first electrical terminal, and a first ground terminal exposed on the one face of a third area formed between the first area and the second area, the third area having a width narrower than a width of the first area or the width of the second area; and a second printed circuit board including a third electrical terminal exposed on one face of a fourth area, a fourth electrical terminal exposed on the one face of a fifth area and electrically connected to the third electrical terminal, and a second ground terminal exposed on the one face of a sixth area located between the fourth area and the fifth area, wherein the second printed circuit board is disposed on the first printed circuit board to overlap the third area, the first electrical terminal and the third electrical terminal are electrically coupled to each other, the second electrical terminal and the fourth electrical terminal are electrically coupled to each other, and the first ground terminal and the second ground terminal are electrically coupled to each other.</description><subject>ANTENNAS, i.e. RADIO AERIALS</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>TELEPHONIC COMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD3D3MN8nEMCPD0c1cICPL0C3F1UXD2DHIO9QxRcPJ3DHIJVnD0c1Fw9XF1Dgny9_N0VnBxDfN0dlXw9HP2CXUBaQt29HXlYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkZGRiYGxhYmjobGxKkCAJCzLXE</recordid><startdate>20220728</startdate><enddate>20220728</enddate><creator>LEE, Hyeongju</creator><creator>PARK, Jinyong</creator><creator>YUN, Hyelim</creator><creator>PARK, Jungsik</creator><creator>KIM, Taewoo</creator><creator>MIN, Bongkyu</creator><scope>EVB</scope></search><sort><creationdate>20220728</creationdate><title>OVERLAPPING PRINTED CIRCUIT BOARDS AND ELECTRONIC DEVICE INCLUDING SAME</title><author>LEE, Hyeongju ; PARK, Jinyong ; YUN, Hyelim ; PARK, Jungsik ; KIM, Taewoo ; MIN, Bongkyu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022240384A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>ANTENNAS, i.e. RADIO AERIALS</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>TELEPHONIC COMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>LEE, Hyeongju</creatorcontrib><creatorcontrib>PARK, Jinyong</creatorcontrib><creatorcontrib>YUN, Hyelim</creatorcontrib><creatorcontrib>PARK, Jungsik</creatorcontrib><creatorcontrib>KIM, Taewoo</creatorcontrib><creatorcontrib>MIN, Bongkyu</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEE, Hyeongju</au><au>PARK, Jinyong</au><au>YUN, Hyelim</au><au>PARK, Jungsik</au><au>KIM, Taewoo</au><au>MIN, Bongkyu</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>OVERLAPPING PRINTED CIRCUIT BOARDS AND ELECTRONIC DEVICE INCLUDING SAME</title><date>2022-07-28</date><risdate>2022</risdate><abstract>According to an embodiment of the disclosure, an electronic device comprises a first printed circuit board including a first electrical terminal exposed on one face of a first area, a second electrical terminal exposed on the one face of a second area and insulated from the first electrical terminal, and a first ground terminal exposed on the one face of a third area formed between the first area and the second area, the third area having a width narrower than a width of the first area or the width of the second area; and a second printed circuit board including a third electrical terminal exposed on one face of a fourth area, a fourth electrical terminal exposed on the one face of a fifth area and electrically connected to the third electrical terminal, and a second ground terminal exposed on the one face of a sixth area located between the fourth area and the fifth area, wherein the second printed circuit board is disposed on the first printed circuit board to overlap the third area, the first electrical terminal and the third electrical terminal are electrically coupled to each other, the second electrical terminal and the fourth electrical terminal are electrically coupled to each other, and the first ground terminal and the second ground terminal are electrically coupled to each other.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2022240384A1
source esp@cenet
subjects ANTENNAS, i.e. RADIO AERIALS
BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
TELEPHONIC COMMUNICATION
title OVERLAPPING PRINTED CIRCUIT BOARDS AND ELECTRONIC DEVICE INCLUDING SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T19%3A38%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEE,%20Hyeongju&rft.date=2022-07-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022240384A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true