MEMORY CELL SENSING CIRCUIT WITH ADJUSTED BIAS FROM PRE-BOOST OPERATION

A sense circuit performs a multistage boost, including a boost during precharge operation and a boost during the standard boost operation. The sense circuit includes an output transistor to drive a sense output based on current through a sense node which drives a gate of the output transistor. The s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FANG, Tzu-Ning, KULKARNI, Dhanashree R, RAMANAN, Narayanan, MAHULI, Netra, RAHMAN, Ahsanur, AMANI, Matin, HAQUE, Rezaul, RAJWADE, Shantanu R, PARK, Seong Je, NASRI, Bayan
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FANG, Tzu-Ning
KULKARNI, Dhanashree R
RAMANAN, Narayanan
MAHULI, Netra
RAHMAN, Ahsanur
AMANI, Matin
HAQUE, Rezaul
RAJWADE, Shantanu R
PARK, Seong Je
NASRI, Bayan
description A sense circuit performs a multistage boost, including a boost during precharge operation and a boost during the standard boost operation. The sense circuit includes an output transistor to drive a sense output based on current through a sense node which drives a gate of the output transistor. The sense circuit includes a precharge circuit to precharge the sense node and the gate of the output transistor and a boost circuit to boost the sense node. The boost circuit can be boosted during precharge by a first boost voltage, resulting in a lower boost applied to the sense node after precharge. The boost circuit boosts up the sense node by a second boost voltage lower than the first boost voltage. The boost circuit boosts the sense node down by the full boost voltage of the first boost voltage plus the second boost voltage after sensing.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022172784A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022172784A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022172784A13</originalsourceid><addsrcrecordid>eNrjZHD3dfX1D4pUcHb18VEIdvUL9vRzV3D2DHIO9QxRCPcM8VBwdPEKDQ5xdVFw8nQMVnAL8vdVCAhy1XXy9w8OUfAPcA1yDPH09-NhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRkaG5kbmFiaOhsbEqQIAk6wtmg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY CELL SENSING CIRCUIT WITH ADJUSTED BIAS FROM PRE-BOOST OPERATION</title><source>esp@cenet</source><creator>FANG, Tzu-Ning ; KULKARNI, Dhanashree R ; RAMANAN, Narayanan ; MAHULI, Netra ; RAHMAN, Ahsanur ; AMANI, Matin ; HAQUE, Rezaul ; RAJWADE, Shantanu R ; PARK, Seong Je ; NASRI, Bayan</creator><creatorcontrib>FANG, Tzu-Ning ; KULKARNI, Dhanashree R ; RAMANAN, Narayanan ; MAHULI, Netra ; RAHMAN, Ahsanur ; AMANI, Matin ; HAQUE, Rezaul ; RAJWADE, Shantanu R ; PARK, Seong Je ; NASRI, Bayan</creatorcontrib><description>A sense circuit performs a multistage boost, including a boost during precharge operation and a boost during the standard boost operation. The sense circuit includes an output transistor to drive a sense output based on current through a sense node which drives a gate of the output transistor. The sense circuit includes a precharge circuit to precharge the sense node and the gate of the output transistor and a boost circuit to boost the sense node. The boost circuit can be boosted during precharge by a first boost voltage, resulting in a lower boost applied to the sense node after precharge. The boost circuit boosts up the sense node by a second boost voltage lower than the first boost voltage. The boost circuit boosts the sense node down by the full boost voltage of the first boost voltage plus the second boost voltage after sensing.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220602&amp;DB=EPODOC&amp;CC=US&amp;NR=2022172784A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220602&amp;DB=EPODOC&amp;CC=US&amp;NR=2022172784A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FANG, Tzu-Ning</creatorcontrib><creatorcontrib>KULKARNI, Dhanashree R</creatorcontrib><creatorcontrib>RAMANAN, Narayanan</creatorcontrib><creatorcontrib>MAHULI, Netra</creatorcontrib><creatorcontrib>RAHMAN, Ahsanur</creatorcontrib><creatorcontrib>AMANI, Matin</creatorcontrib><creatorcontrib>HAQUE, Rezaul</creatorcontrib><creatorcontrib>RAJWADE, Shantanu R</creatorcontrib><creatorcontrib>PARK, Seong Je</creatorcontrib><creatorcontrib>NASRI, Bayan</creatorcontrib><title>MEMORY CELL SENSING CIRCUIT WITH ADJUSTED BIAS FROM PRE-BOOST OPERATION</title><description>A sense circuit performs a multistage boost, including a boost during precharge operation and a boost during the standard boost operation. The sense circuit includes an output transistor to drive a sense output based on current through a sense node which drives a gate of the output transistor. The sense circuit includes a precharge circuit to precharge the sense node and the gate of the output transistor and a boost circuit to boost the sense node. The boost circuit can be boosted during precharge by a first boost voltage, resulting in a lower boost applied to the sense node after precharge. The boost circuit boosts up the sense node by a second boost voltage lower than the first boost voltage. The boost circuit boosts the sense node down by the full boost voltage of the first boost voltage plus the second boost voltage after sensing.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD3dfX1D4pUcHb18VEIdvUL9vRzV3D2DHIO9QxRCPcM8VBwdPEKDQ5xdVFw8nQMVnAL8vdVCAhy1XXy9w8OUfAPcA1yDPH09-NhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRkaG5kbmFiaOhsbEqQIAk6wtmg</recordid><startdate>20220602</startdate><enddate>20220602</enddate><creator>FANG, Tzu-Ning</creator><creator>KULKARNI, Dhanashree R</creator><creator>RAMANAN, Narayanan</creator><creator>MAHULI, Netra</creator><creator>RAHMAN, Ahsanur</creator><creator>AMANI, Matin</creator><creator>HAQUE, Rezaul</creator><creator>RAJWADE, Shantanu R</creator><creator>PARK, Seong Je</creator><creator>NASRI, Bayan</creator><scope>EVB</scope></search><sort><creationdate>20220602</creationdate><title>MEMORY CELL SENSING CIRCUIT WITH ADJUSTED BIAS FROM PRE-BOOST OPERATION</title><author>FANG, Tzu-Ning ; KULKARNI, Dhanashree R ; RAMANAN, Narayanan ; MAHULI, Netra ; RAHMAN, Ahsanur ; AMANI, Matin ; HAQUE, Rezaul ; RAJWADE, Shantanu R ; PARK, Seong Je ; NASRI, Bayan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022172784A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>FANG, Tzu-Ning</creatorcontrib><creatorcontrib>KULKARNI, Dhanashree R</creatorcontrib><creatorcontrib>RAMANAN, Narayanan</creatorcontrib><creatorcontrib>MAHULI, Netra</creatorcontrib><creatorcontrib>RAHMAN, Ahsanur</creatorcontrib><creatorcontrib>AMANI, Matin</creatorcontrib><creatorcontrib>HAQUE, Rezaul</creatorcontrib><creatorcontrib>RAJWADE, Shantanu R</creatorcontrib><creatorcontrib>PARK, Seong Je</creatorcontrib><creatorcontrib>NASRI, Bayan</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FANG, Tzu-Ning</au><au>KULKARNI, Dhanashree R</au><au>RAMANAN, Narayanan</au><au>MAHULI, Netra</au><au>RAHMAN, Ahsanur</au><au>AMANI, Matin</au><au>HAQUE, Rezaul</au><au>RAJWADE, Shantanu R</au><au>PARK, Seong Je</au><au>NASRI, Bayan</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY CELL SENSING CIRCUIT WITH ADJUSTED BIAS FROM PRE-BOOST OPERATION</title><date>2022-06-02</date><risdate>2022</risdate><abstract>A sense circuit performs a multistage boost, including a boost during precharge operation and a boost during the standard boost operation. The sense circuit includes an output transistor to drive a sense output based on current through a sense node which drives a gate of the output transistor. The sense circuit includes a precharge circuit to precharge the sense node and the gate of the output transistor and a boost circuit to boost the sense node. The boost circuit can be boosted during precharge by a first boost voltage, resulting in a lower boost applied to the sense node after precharge. The boost circuit boosts up the sense node by a second boost voltage lower than the first boost voltage. The boost circuit boosts the sense node down by the full boost voltage of the first boost voltage plus the second boost voltage after sensing.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2022172784A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title MEMORY CELL SENSING CIRCUIT WITH ADJUSTED BIAS FROM PRE-BOOST OPERATION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T20%3A10%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FANG,%20Tzu-Ning&rft.date=2022-06-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022172784A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true