IMAGE SENSOR CONFIGURED TO IMPROVE ARTIFACT IN BINNING MODE

IMAGE SENSOR CONFIGURED TO IMPROVE ARTIFACT IN BINNING MODE

An image processing device includes an image sensor including a pixel array that includes a first pixel group, and a correlated double sampling circuit. The first pixel group includes a first plurality of normal pixels, a second plurality of normal pixels, and at least one first phase detection pixe...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM, Sungsu, JANG, Young Heub, KIM, Kundong, BANG, Jiyun, HUR, Jaehyuk, KIM, Hyungwook, CHO, Hankook
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
PICTORIAL COMMUNICATION, e.g. TELEVISION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM, Sungsu
JANG, Young Heub
KIM, Kundong
BANG, Jiyun
HUR, Jaehyuk
KIM, Hyungwook
CHO, Hankook
description An image processing device includes an image sensor including a pixel array that includes a first pixel group, and a correlated double sampling circuit. The first pixel group includes a first plurality of normal pixels, a second plurality of normal pixels, and at least one first phase detection pixel. The correlated double sampling circuit is configured to generate first video data, based on charges of the first plurality of normal pixels, generate second video data, based on charges of the second plurality of normal pixels, and generate first phase detection data, based on an output of the at least one first phase detection pixel. The image processing device further includes an image signal processor configured to apply a first weight to the generated first video data, and apply a second weight to the generated second video data.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022124264A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022124264A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022124264A13</originalsourceid><addsrcrecordid>eNrjZLD29HV0d1UIdvUL9g9ScPb3c_N0Dw1ydVEI8Vfw9A0I8g9zVXAMCvF0c3QOUfD0U3Dy9PPz9HNX8PV3ceVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRkaGRiZGZiaOhsbEqQIAbsQp_w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>IMAGE SENSOR CONFIGURED TO IMPROVE ARTIFACT IN BINNING MODE</title><source>esp@cenet</source><creator>KIM, Sungsu ; JANG, Young Heub ; KIM, Kundong ; BANG, Jiyun ; HUR, Jaehyuk ; KIM, Hyungwook ; CHO, Hankook</creator><creatorcontrib>KIM, Sungsu ; JANG, Young Heub ; KIM, Kundong ; BANG, Jiyun ; HUR, Jaehyuk ; KIM, Hyungwook ; CHO, Hankook</creatorcontrib><description>An image processing device includes an image sensor including a pixel array that includes a first pixel group, and a correlated double sampling circuit. The first pixel group includes a first plurality of normal pixels, a second plurality of normal pixels, and at least one first phase detection pixel. The correlated double sampling circuit is configured to generate first video data, based on charges of the first plurality of normal pixels, generate second video data, based on charges of the second plurality of normal pixels, and generate first phase detection data, based on an output of the at least one first phase detection pixel. The image processing device further includes an image signal processor configured to apply a first weight to the generated first video data, and apply a second weight to the generated second video data.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220421&amp;DB=EPODOC&amp;CC=US&amp;NR=2022124264A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220421&amp;DB=EPODOC&amp;CC=US&amp;NR=2022124264A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM, Sungsu</creatorcontrib><creatorcontrib>JANG, Young Heub</creatorcontrib><creatorcontrib>KIM, Kundong</creatorcontrib><creatorcontrib>BANG, Jiyun</creatorcontrib><creatorcontrib>HUR, Jaehyuk</creatorcontrib><creatorcontrib>KIM, Hyungwook</creatorcontrib><creatorcontrib>CHO, Hankook</creatorcontrib><title>IMAGE SENSOR CONFIGURED TO IMPROVE ARTIFACT IN BINNING MODE</title><description>An image processing device includes an image sensor including a pixel array that includes a first pixel group, and a correlated double sampling circuit. The first pixel group includes a first plurality of normal pixels, a second plurality of normal pixels, and at least one first phase detection pixel. The correlated double sampling circuit is configured to generate first video data, based on charges of the first plurality of normal pixels, generate second video data, based on charges of the second plurality of normal pixels, and generate first phase detection data, based on an output of the at least one first phase detection pixel. The image processing device further includes an image signal processor configured to apply a first weight to the generated first video data, and apply a second weight to the generated second video data.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD29HV0d1UIdvUL9g9ScPb3c_N0Dw1ydVEI8Vfw9A0I8g9zVXAMCvF0c3QOUfD0U3Dy9PPz9HNX8PV3ceVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRkaGRiZGZiaOhsbEqQIAbsQp_w</recordid><startdate>20220421</startdate><enddate>20220421</enddate><creator>KIM, Sungsu</creator><creator>JANG, Young Heub</creator><creator>KIM, Kundong</creator><creator>BANG, Jiyun</creator><creator>HUR, Jaehyuk</creator><creator>KIM, Hyungwook</creator><creator>CHO, Hankook</creator><scope>EVB</scope></search><sort><creationdate>20220421</creationdate><title>IMAGE SENSOR CONFIGURED TO IMPROVE ARTIFACT IN BINNING MODE</title><author>KIM, Sungsu ; JANG, Young Heub ; KIM, Kundong ; BANG, Jiyun ; HUR, Jaehyuk ; KIM, Hyungwook ; CHO, Hankook</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022124264A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM, Sungsu</creatorcontrib><creatorcontrib>JANG, Young Heub</creatorcontrib><creatorcontrib>KIM, Kundong</creatorcontrib><creatorcontrib>BANG, Jiyun</creatorcontrib><creatorcontrib>HUR, Jaehyuk</creatorcontrib><creatorcontrib>KIM, Hyungwook</creatorcontrib><creatorcontrib>CHO, Hankook</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, Sungsu</au><au>JANG, Young Heub</au><au>KIM, Kundong</au><au>BANG, Jiyun</au><au>HUR, Jaehyuk</au><au>KIM, Hyungwook</au><au>CHO, Hankook</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>IMAGE SENSOR CONFIGURED TO IMPROVE ARTIFACT IN BINNING MODE</title><date>2022-04-21</date><risdate>2022</risdate><abstract>An image processing device includes an image sensor including a pixel array that includes a first pixel group, and a correlated double sampling circuit. The first pixel group includes a first plurality of normal pixels, a second plurality of normal pixels, and at least one first phase detection pixel. The correlated double sampling circuit is configured to generate first video data, based on charges of the first plurality of normal pixels, generate second video data, based on charges of the second plurality of normal pixels, and generate first phase detection data, based on an output of the at least one first phase detection pixel. The image processing device further includes an image signal processor configured to apply a first weight to the generated first video data, and apply a second weight to the generated second video data.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2022124264A1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
PICTORIAL COMMUNICATION, e.g. TELEVISION
title IMAGE SENSOR CONFIGURED TO IMPROVE ARTIFACT IN BINNING MODE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T22%3A23%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM,%20Sungsu&rft.date=2022-04-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022124264A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true