MULTI-DIRECTION CONDUCTIVE LINE AND STAIRCASE CONTACT FOR SEMICONDUCTOR DEVICES

Systems, methods, and apparatus including multi-direction conductive lines and staircase contacts for semiconductor devices. One memory device includes an array of vertically stacked memory cells, the array including: a vertical stack of horizontally oriented conductive lines, each conductive line c...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Zaleski, Mark, Lee, Kyuseok, Hwang, Sangmin, Lee, Si-Woo, Kim, Byung Yoon
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Zaleski, Mark Lee, Kyuseok Hwang, Sangmin Lee, Si-Woo Kim, Byung Yoon
description	Systems, methods, and apparatus including multi-direction conductive lines and staircase contacts for semiconductor devices. One memory device includes an array of vertically stacked memory cells, the array including: a vertical stack of horizontally oriented conductive lines, each conductive line comprising: a first portion extending in a first horizontal direction; and a second portion extending in a second horizontal direction at an angle to the first horizontal direction.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022108987A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022108987A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022108987A13</originalsourceid><addsrcrecordid>eNrjZPD3DfUJ8dR18QxydQ7x9PdTcPb3cwkFMsNcFXw8_VwVHP1cFIJDHD2DnB2DXUGyIY7OIQpu_kEKwa6-nlDVQJ6La5ins2swDwNrWmJOcSovlOZmUHZzDXH20E0tyI9PLS5ITE7NSy2JDw02MjAyMjSwsLQwdzQ0Jk4VABu1L_Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTI-DIRECTION CONDUCTIVE LINE AND STAIRCASE CONTACT FOR SEMICONDUCTOR DEVICES</title><source>esp@cenet</source><creator>Zaleski, Mark ; Lee, Kyuseok ; Hwang, Sangmin ; Lee, Si-Woo ; Kim, Byung Yoon</creator><creatorcontrib>Zaleski, Mark ; Lee, Kyuseok ; Hwang, Sangmin ; Lee, Si-Woo ; Kim, Byung Yoon</creatorcontrib><description>Systems, methods, and apparatus including multi-direction conductive lines and staircase contacts for semiconductor devices. One memory device includes an array of vertically stacked memory cells, the array including: a vertical stack of horizontally oriented conductive lines, each conductive line comprising: a first portion extending in a first horizontal direction; and a second portion extending in a second horizontal direction at an angle to the first horizontal direction.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220407&DB=EPODOC&CC=US&NR=2022108987A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220407&DB=EPODOC&CC=US&NR=2022108987A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Zaleski, Mark</creatorcontrib><creatorcontrib>Lee, Kyuseok</creatorcontrib><creatorcontrib>Hwang, Sangmin</creatorcontrib><creatorcontrib>Lee, Si-Woo</creatorcontrib><creatorcontrib>Kim, Byung Yoon</creatorcontrib><title>MULTI-DIRECTION CONDUCTIVE LINE AND STAIRCASE CONTACT FOR SEMICONDUCTOR DEVICES</title><description>Systems, methods, and apparatus including multi-direction conductive lines and staircase contacts for semiconductor devices. One memory device includes an array of vertically stacked memory cells, the array including: a vertical stack of horizontally oriented conductive lines, each conductive line comprising: a first portion extending in a first horizontal direction; and a second portion extending in a second horizontal direction at an angle to the first horizontal direction.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD3DfUJ8dR18QxydQ7x9PdTcPb3cwkFMsNcFXw8_VwVHP1cFIJDHD2DnB2DXUGyIY7OIQpu_kEKwa6-nlDVQJ6La5ins2swDwNrWmJOcSovlOZmUHZzDXH20E0tyI9PLS5ITE7NSy2JDw02MjAyMjSwsLQwdzQ0Jk4VABu1L_Q</recordid><startdate>20220407</startdate><enddate>20220407</enddate><creator>Zaleski, Mark</creator><creator>Lee, Kyuseok</creator><creator>Hwang, Sangmin</creator><creator>Lee, Si-Woo</creator><creator>Kim, Byung Yoon</creator><scope>EVB</scope></search><sort><creationdate>20220407</creationdate><title>MULTI-DIRECTION CONDUCTIVE LINE AND STAIRCASE CONTACT FOR SEMICONDUCTOR DEVICES</title><author>Zaleski, Mark ; Lee, Kyuseok ; Hwang, Sangmin ; Lee, Si-Woo ; Kim, Byung Yoon</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022108987A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Zaleski, Mark</creatorcontrib><creatorcontrib>Lee, Kyuseok</creatorcontrib><creatorcontrib>Hwang, Sangmin</creatorcontrib><creatorcontrib>Lee, Si-Woo</creatorcontrib><creatorcontrib>Kim, Byung Yoon</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zaleski, Mark</au><au>Lee, Kyuseok</au><au>Hwang, Sangmin</au><au>Lee, Si-Woo</au><au>Kim, Byung Yoon</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTI-DIRECTION CONDUCTIVE LINE AND STAIRCASE CONTACT FOR SEMICONDUCTOR DEVICES</title><date>2022-04-07</date><risdate>2022</risdate><abstract>Systems, methods, and apparatus including multi-direction conductive lines and staircase contacts for semiconductor devices. One memory device includes an array of vertically stacked memory cells, the array including: a vertical stack of horizontally oriented conductive lines, each conductive line comprising: a first portion extending in a first horizontal direction; and a second portion extending in a second horizontal direction at an angle to the first horizontal direction.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2022108987A1
source	esp@cenet
subjects	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES
title	MULTI-DIRECTION CONDUCTIVE LINE AND STAIRCASE CONTACT FOR SEMICONDUCTOR DEVICES
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T18%3A54%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Zaleski,%20Mark&rft.date=2022-04-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022108987A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true