VOID ELIMINATION FOR GAP-FILLING IN HIGH-ASPECT RATIO TRENCHES

A method of forming a semiconductor device includes: forming a dummy gate over a fin, where the fin protrudes above a substrate; surrounding the dummy gate with a dielectric material; and replacing the dummy gate with a replacement gate structure, where replacing the dummy gate includes: forming a g...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Fan, Chih-Hsiang, Lee, Wei-Chin, Shen, Tsung-Han, Lin, Jia-Ming, Lee, Hsien-Ming, Chui, Chi On
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Fan, Chih-Hsiang
Lee, Wei-Chin
Shen, Tsung-Han
Lin, Jia-Ming
Lee, Hsien-Ming
Chui, Chi On
description A method of forming a semiconductor device includes: forming a dummy gate over a fin, where the fin protrudes above a substrate; surrounding the dummy gate with a dielectric material; and replacing the dummy gate with a replacement gate structure, where replacing the dummy gate includes: forming a gate trench in the dielectric material, where forming the gate trench includes removing the dummy gate; forming a metal-gate stack in the gate trench, where forming the metal-gate stack includes forming a gate dielectric layer, a first work function layer, and a gap-filling material sequentially in the gate trench; and enlarging a volume of the gap-filling material in the gate trench.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2022085187A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2022085187A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2022085187A13</originalsourceid><addsrcrecordid>eNrjZLAL8_d0UXD18fT19HMM8fT3U3DzD1JwdwzQdfP08fH0c1fw9FPw8HT30HUMDnB1DlEIAqlSCAly9XP2cA3mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkZGBhamhhbmjobGxKkCAOXIKto</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>VOID ELIMINATION FOR GAP-FILLING IN HIGH-ASPECT RATIO TRENCHES</title><source>esp@cenet</source><creator>Fan, Chih-Hsiang ; Lee, Wei-Chin ; Shen, Tsung-Han ; Lin, Jia-Ming ; Lee, Hsien-Ming ; Chui, Chi On</creator><creatorcontrib>Fan, Chih-Hsiang ; Lee, Wei-Chin ; Shen, Tsung-Han ; Lin, Jia-Ming ; Lee, Hsien-Ming ; Chui, Chi On</creatorcontrib><description>A method of forming a semiconductor device includes: forming a dummy gate over a fin, where the fin protrudes above a substrate; surrounding the dummy gate with a dielectric material; and replacing the dummy gate with a replacement gate structure, where replacing the dummy gate includes: forming a gate trench in the dielectric material, where forming the gate trench includes removing the dummy gate; forming a metal-gate stack in the gate trench, where forming the metal-gate stack includes forming a gate dielectric layer, a first work function layer, and a gap-filling material sequentially in the gate trench; and enlarging a volume of the gap-filling material in the gate trench.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220317&amp;DB=EPODOC&amp;CC=US&amp;NR=2022085187A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220317&amp;DB=EPODOC&amp;CC=US&amp;NR=2022085187A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Fan, Chih-Hsiang</creatorcontrib><creatorcontrib>Lee, Wei-Chin</creatorcontrib><creatorcontrib>Shen, Tsung-Han</creatorcontrib><creatorcontrib>Lin, Jia-Ming</creatorcontrib><creatorcontrib>Lee, Hsien-Ming</creatorcontrib><creatorcontrib>Chui, Chi On</creatorcontrib><title>VOID ELIMINATION FOR GAP-FILLING IN HIGH-ASPECT RATIO TRENCHES</title><description>A method of forming a semiconductor device includes: forming a dummy gate over a fin, where the fin protrudes above a substrate; surrounding the dummy gate with a dielectric material; and replacing the dummy gate with a replacement gate structure, where replacing the dummy gate includes: forming a gate trench in the dielectric material, where forming the gate trench includes removing the dummy gate; forming a metal-gate stack in the gate trench, where forming the metal-gate stack includes forming a gate dielectric layer, a first work function layer, and a gap-filling material sequentially in the gate trench; and enlarging a volume of the gap-filling material in the gate trench.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAL8_d0UXD18fT19HMM8fT3U3DzD1JwdwzQdfP08fH0c1fw9FPw8HT30HUMDnB1DlEIAqlSCAly9XP2cA3mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkZGBhamhhbmjobGxKkCAOXIKto</recordid><startdate>20220317</startdate><enddate>20220317</enddate><creator>Fan, Chih-Hsiang</creator><creator>Lee, Wei-Chin</creator><creator>Shen, Tsung-Han</creator><creator>Lin, Jia-Ming</creator><creator>Lee, Hsien-Ming</creator><creator>Chui, Chi On</creator><scope>EVB</scope></search><sort><creationdate>20220317</creationdate><title>VOID ELIMINATION FOR GAP-FILLING IN HIGH-ASPECT RATIO TRENCHES</title><author>Fan, Chih-Hsiang ; Lee, Wei-Chin ; Shen, Tsung-Han ; Lin, Jia-Ming ; Lee, Hsien-Ming ; Chui, Chi On</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2022085187A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Fan, Chih-Hsiang</creatorcontrib><creatorcontrib>Lee, Wei-Chin</creatorcontrib><creatorcontrib>Shen, Tsung-Han</creatorcontrib><creatorcontrib>Lin, Jia-Ming</creatorcontrib><creatorcontrib>Lee, Hsien-Ming</creatorcontrib><creatorcontrib>Chui, Chi On</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fan, Chih-Hsiang</au><au>Lee, Wei-Chin</au><au>Shen, Tsung-Han</au><au>Lin, Jia-Ming</au><au>Lee, Hsien-Ming</au><au>Chui, Chi On</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>VOID ELIMINATION FOR GAP-FILLING IN HIGH-ASPECT RATIO TRENCHES</title><date>2022-03-17</date><risdate>2022</risdate><abstract>A method of forming a semiconductor device includes: forming a dummy gate over a fin, where the fin protrudes above a substrate; surrounding the dummy gate with a dielectric material; and replacing the dummy gate with a replacement gate structure, where replacing the dummy gate includes: forming a gate trench in the dielectric material, where forming the gate trench includes removing the dummy gate; forming a metal-gate stack in the gate trench, where forming the metal-gate stack includes forming a gate dielectric layer, a first work function layer, and a gap-filling material sequentially in the gate trench; and enlarging a volume of the gap-filling material in the gate trench.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2022085187A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title VOID ELIMINATION FOR GAP-FILLING IN HIGH-ASPECT RATIO TRENCHES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T07%3A19%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Fan,%20Chih-Hsiang&rft.date=2022-03-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2022085187A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true