DYNAMIC POWER CAPPING OF COMPUTING SYSTEMS AND SUBSYSTEMS CONTAINED THEREIN
One aspect of the present disclosure involves dynamically performing power capping with respect to a group of computing systems. Different priority levels can be assigned to at least some of the individual computing systems within the group of computing systems. Individual power limits can be set fo...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | LADKANI, Neeraj JAIN, Vishal GAUTAM, Sunny MAPES, Teague Curtiss |
| description | One aspect of the present disclosure involves dynamically performing power capping with respect to a group of computing systems. Different priority levels can be assigned to at least some of the individual computing systems within the group of computing systems. Individual power limits can be set for the plurality of individual computing systems based at least in part on the different priority levels and utilization levels of the plurality of individual computing systems. Another aspect of the present disclosure involves dynamically performing power capping with respect to various subsystems of a computing system. Different priority levels can be assigned to at least some of the plurality of individual subsystems within the computing system. Individual power limits can be set for the plurality of individual subsystems based at least in part on the different priority levels and current power consumption of the plurality of individual subsystems. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2021405728A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2021405728A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2021405728A13</originalsourceid><addsrcrecordid>eNrjZPB2ifRz9PV0VgjwD3cNUnB2DAjw9HNX8HdTcPb3DQgNAXGCI4NDXH2DFRz9XBSCQ51gXGd_vxBHTz9XF4UQD9cgV08_HgbWtMSc4lReKM3NoOzmGuLsoZtakB-fWlyQmJyal1oSHxpsZGBkaGJgam5k4WhoTJwqAG3CLvQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DYNAMIC POWER CAPPING OF COMPUTING SYSTEMS AND SUBSYSTEMS CONTAINED THEREIN</title><source>esp@cenet</source><creator>LADKANI, Neeraj ; JAIN, Vishal ; GAUTAM, Sunny ; MAPES, Teague Curtiss</creator><creatorcontrib>LADKANI, Neeraj ; JAIN, Vishal ; GAUTAM, Sunny ; MAPES, Teague Curtiss</creatorcontrib><description>One aspect of the present disclosure involves dynamically performing power capping with respect to a group of computing systems. Different priority levels can be assigned to at least some of the individual computing systems within the group of computing systems. Individual power limits can be set for the plurality of individual computing systems based at least in part on the different priority levels and utilization levels of the plurality of individual computing systems. Another aspect of the present disclosure involves dynamically performing power capping with respect to various subsystems of a computing system. Different priority levels can be assigned to at least some of the plurality of individual subsystems within the computing system. Individual power limits can be set for the plurality of individual subsystems based at least in part on the different priority levels and current power consumption of the plurality of individual subsystems.</description><language>eng</language><subject>CALCULATING ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PHYSICS ; PRINTED CIRCUITS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211230&DB=EPODOC&CC=US&NR=2021405728A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20211230&DB=EPODOC&CC=US&NR=2021405728A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LADKANI, Neeraj</creatorcontrib><creatorcontrib>JAIN, Vishal</creatorcontrib><creatorcontrib>GAUTAM, Sunny</creatorcontrib><creatorcontrib>MAPES, Teague Curtiss</creatorcontrib><title>DYNAMIC POWER CAPPING OF COMPUTING SYSTEMS AND SUBSYSTEMS CONTAINED THEREIN</title><description>One aspect of the present disclosure involves dynamically performing power capping with respect to a group of computing systems. Different priority levels can be assigned to at least some of the individual computing systems within the group of computing systems. Individual power limits can be set for the plurality of individual computing systems based at least in part on the different priority levels and utilization levels of the plurality of individual computing systems. Another aspect of the present disclosure involves dynamically performing power capping with respect to various subsystems of a computing system. Different priority levels can be assigned to at least some of the plurality of individual subsystems within the computing system. Individual power limits can be set for the plurality of individual subsystems based at least in part on the different priority levels and current power consumption of the plurality of individual subsystems.</description><subject>CALCULATING</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PHYSICS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPB2ifRz9PV0VgjwD3cNUnB2DAjw9HNX8HdTcPb3DQgNAXGCI4NDXH2DFRz9XBSCQ51gXGd_vxBHTz9XF4UQD9cgV08_HgbWtMSc4lReKM3NoOzmGuLsoZtakB-fWlyQmJyal1oSHxpsZGBkaGJgam5k4WhoTJwqAG3CLvQ</recordid><startdate>20211230</startdate><enddate>20211230</enddate><creator>LADKANI, Neeraj</creator><creator>JAIN, Vishal</creator><creator>GAUTAM, Sunny</creator><creator>MAPES, Teague Curtiss</creator><scope>EVB</scope></search><sort><creationdate>20211230</creationdate><title>DYNAMIC POWER CAPPING OF COMPUTING SYSTEMS AND SUBSYSTEMS CONTAINED THEREIN</title><author>LADKANI, Neeraj ; JAIN, Vishal ; GAUTAM, Sunny ; MAPES, Teague Curtiss</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2021405728A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PHYSICS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>LADKANI, Neeraj</creatorcontrib><creatorcontrib>JAIN, Vishal</creatorcontrib><creatorcontrib>GAUTAM, Sunny</creatorcontrib><creatorcontrib>MAPES, Teague Curtiss</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LADKANI, Neeraj</au><au>JAIN, Vishal</au><au>GAUTAM, Sunny</au><au>MAPES, Teague Curtiss</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DYNAMIC POWER CAPPING OF COMPUTING SYSTEMS AND SUBSYSTEMS CONTAINED THEREIN</title><date>2021-12-30</date><risdate>2021</risdate><abstract>One aspect of the present disclosure involves dynamically performing power capping with respect to a group of computing systems. Different priority levels can be assigned to at least some of the individual computing systems within the group of computing systems. Individual power limits can be set for the plurality of individual computing systems based at least in part on the different priority levels and utilization levels of the plurality of individual computing systems. Another aspect of the present disclosure involves dynamically performing power capping with respect to various subsystems of a computing system. Different priority levels can be assigned to at least some of the plurality of individual subsystems within the computing system. Individual power limits can be set for the plurality of individual subsystems based at least in part on the different priority levels and current power consumption of the plurality of individual subsystems.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2021405728A1 |
| source | esp@cenet |
| subjects | CALCULATING CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PHYSICS PRINTED CIRCUITS |
| title | DYNAMIC POWER CAPPING OF COMPUTING SYSTEMS AND SUBSYSTEMS CONTAINED THEREIN |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T00%3A45%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LADKANI,%20Neeraj&rft.date=2021-12-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2021405728A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |