SUBSTRATE PROCESSING METHOD FOR FORMING INNER SPACERS IN A NANO-SHEET DEVICE

A method including depositing a dielectric film on a substrate including stacked structures with recessed portions formed on side surfaces of each of the stacked structures, wherein the dielectric film is deposited so that the stacked structures are covered at a thickness which is equal to or less t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YAMAGUCHI, Shimpei, ENDO, Atsushi, IGETA, Masanobu, SUGIMOTO, Masaru, FERNANDEZ, Luis, TSUBOI, Atsushi
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YAMAGUCHI, Shimpei
ENDO, Atsushi
IGETA, Masanobu
SUGIMOTO, Masaru
FERNANDEZ, Luis
TSUBOI, Atsushi
description A method including depositing a dielectric film on a substrate including stacked structures with recessed portions formed on side surfaces of each of the stacked structures, wherein the dielectric film is deposited so that the stacked structures are covered at a thickness which is equal to or less than half a width of the recessed portions; filling a trench or trenches that are located between the stacked structures with a sacrificial film; etching the sacrificial film along the stacked structures; etching the dielectric film so that the dielectric film is etched more than the sacrificial film; removing the sacrificial film; after the removing of the sacrificial film, depositing a dielectric film to a thickness equal to or less than half the width of the recessed portions; and etching the deposited dielectric film, on a condition that the deposited dielectric film remains in the recessed portions.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2021376123A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2021376123A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2021376123A13</originalsourceid><addsrcrecordid>eNrjZPAJDnUKDglyDHFVCAjyd3YNDvb0c1fwdQ3x8HdRcPMPAmFfkJCnn59rkEJwgKOza1AwkKfgqODn6OevG-zh6hqi4OIa5unsysPAmpaYU5zKC6W5GZTdXEOcPXRTC_LjU4sLEpNT81JL4kODjQyMDI3NzQyNjB0NjYlTBQBxyi64</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SUBSTRATE PROCESSING METHOD FOR FORMING INNER SPACERS IN A NANO-SHEET DEVICE</title><source>esp@cenet</source><creator>YAMAGUCHI, Shimpei ; ENDO, Atsushi ; IGETA, Masanobu ; SUGIMOTO, Masaru ; FERNANDEZ, Luis ; TSUBOI, Atsushi</creator><creatorcontrib>YAMAGUCHI, Shimpei ; ENDO, Atsushi ; IGETA, Masanobu ; SUGIMOTO, Masaru ; FERNANDEZ, Luis ; TSUBOI, Atsushi</creatorcontrib><description>A method including depositing a dielectric film on a substrate including stacked structures with recessed portions formed on side surfaces of each of the stacked structures, wherein the dielectric film is deposited so that the stacked structures are covered at a thickness which is equal to or less than half a width of the recessed portions; filling a trench or trenches that are located between the stacked structures with a sacrificial film; etching the sacrificial film along the stacked structures; etching the dielectric film so that the dielectric film is etched more than the sacrificial film; removing the sacrificial film; after the removing of the sacrificial film, depositing a dielectric film to a thickness equal to or less than half the width of the recessed portions; and etching the deposited dielectric film, on a condition that the deposited dielectric film remains in the recessed portions.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20211202&amp;DB=EPODOC&amp;CC=US&amp;NR=2021376123A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20211202&amp;DB=EPODOC&amp;CC=US&amp;NR=2021376123A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YAMAGUCHI, Shimpei</creatorcontrib><creatorcontrib>ENDO, Atsushi</creatorcontrib><creatorcontrib>IGETA, Masanobu</creatorcontrib><creatorcontrib>SUGIMOTO, Masaru</creatorcontrib><creatorcontrib>FERNANDEZ, Luis</creatorcontrib><creatorcontrib>TSUBOI, Atsushi</creatorcontrib><title>SUBSTRATE PROCESSING METHOD FOR FORMING INNER SPACERS IN A NANO-SHEET DEVICE</title><description>A method including depositing a dielectric film on a substrate including stacked structures with recessed portions formed on side surfaces of each of the stacked structures, wherein the dielectric film is deposited so that the stacked structures are covered at a thickness which is equal to or less than half a width of the recessed portions; filling a trench or trenches that are located between the stacked structures with a sacrificial film; etching the sacrificial film along the stacked structures; etching the dielectric film so that the dielectric film is etched more than the sacrificial film; removing the sacrificial film; after the removing of the sacrificial film, depositing a dielectric film to a thickness equal to or less than half the width of the recessed portions; and etching the deposited dielectric film, on a condition that the deposited dielectric film remains in the recessed portions.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAJDnUKDglyDHFVCAjyd3YNDvb0c1fwdQ3x8HdRcPMPAmFfkJCnn59rkEJwgKOza1AwkKfgqODn6OevG-zh6hqi4OIa5unsysPAmpaYU5zKC6W5GZTdXEOcPXRTC_LjU4sLEpNT81JL4kODjQyMDI3NzQyNjB0NjYlTBQBxyi64</recordid><startdate>20211202</startdate><enddate>20211202</enddate><creator>YAMAGUCHI, Shimpei</creator><creator>ENDO, Atsushi</creator><creator>IGETA, Masanobu</creator><creator>SUGIMOTO, Masaru</creator><creator>FERNANDEZ, Luis</creator><creator>TSUBOI, Atsushi</creator><scope>EVB</scope></search><sort><creationdate>20211202</creationdate><title>SUBSTRATE PROCESSING METHOD FOR FORMING INNER SPACERS IN A NANO-SHEET DEVICE</title><author>YAMAGUCHI, Shimpei ; ENDO, Atsushi ; IGETA, Masanobu ; SUGIMOTO, Masaru ; FERNANDEZ, Luis ; TSUBOI, Atsushi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2021376123A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YAMAGUCHI, Shimpei</creatorcontrib><creatorcontrib>ENDO, Atsushi</creatorcontrib><creatorcontrib>IGETA, Masanobu</creatorcontrib><creatorcontrib>SUGIMOTO, Masaru</creatorcontrib><creatorcontrib>FERNANDEZ, Luis</creatorcontrib><creatorcontrib>TSUBOI, Atsushi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YAMAGUCHI, Shimpei</au><au>ENDO, Atsushi</au><au>IGETA, Masanobu</au><au>SUGIMOTO, Masaru</au><au>FERNANDEZ, Luis</au><au>TSUBOI, Atsushi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SUBSTRATE PROCESSING METHOD FOR FORMING INNER SPACERS IN A NANO-SHEET DEVICE</title><date>2021-12-02</date><risdate>2021</risdate><abstract>A method including depositing a dielectric film on a substrate including stacked structures with recessed portions formed on side surfaces of each of the stacked structures, wherein the dielectric film is deposited so that the stacked structures are covered at a thickness which is equal to or less than half a width of the recessed portions; filling a trench or trenches that are located between the stacked structures with a sacrificial film; etching the sacrificial film along the stacked structures; etching the dielectric film so that the dielectric film is etched more than the sacrificial film; removing the sacrificial film; after the removing of the sacrificial film, depositing a dielectric film to a thickness equal to or less than half the width of the recessed portions; and etching the deposited dielectric film, on a condition that the deposited dielectric film remains in the recessed portions.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2021376123A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SUBSTRATE PROCESSING METHOD FOR FORMING INNER SPACERS IN A NANO-SHEET DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T11%3A54%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YAMAGUCHI,%20Shimpei&rft.date=2021-12-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2021376123A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true