OPTICAL SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING OPTICAL SEMICONDUCTOR DEVICE

OPTICAL SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING OPTICAL SEMICONDUCTOR DEVICE

There is provided a configuration which includes: a burying layer which has a current narrowing window where portions protruding onto a top part of a ridge stripe are opposed to each other with an interval therebetween narrower than a width of the top part; and a diffraction grating in which a λ/4 p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FUCHIDA, Ayumi, MAEHARA, Hiroaki
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
DEVICES USING STIMULATED EMISSION
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FUCHIDA, Ayumi
MAEHARA, Hiroaki
description There is provided a configuration which includes: a burying layer which has a current narrowing window where portions protruding onto a top part of a ridge stripe are opposed to each other with an interval therebetween narrower than a width of the top part; and a diffraction grating in which a λ/4 phase shifter is placed at an intermediate portion in a light traveling direction; wherein a sectional shape of the current narrowing window varies depending on a position in the light traveling direction so that, at a region where the λ/4 phase shifter is placed, a resistance of a current path from a second cladding layer to a first cladding layer through the current narrowing window is minimum.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2021344172A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2021344172A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2021344172A13</originalsourceid><addsrcrecordid>eNrjZAj1DwjxdHb0UQh29fV09vdzCXUO8Q9ScHEN83R2VXD0c1HwdQ3x8HdR8HdT8HX0C3VzdA4JDfL0c1fAp5GHgTUtMac4lRdKczMou7mGOHvophbkx6cWFyQmp-allsSHBhsZGBkam5gYmhs5GhoTpwoANM8xdw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>OPTICAL SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING OPTICAL SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>FUCHIDA, Ayumi ; MAEHARA, Hiroaki</creator><creatorcontrib>FUCHIDA, Ayumi ; MAEHARA, Hiroaki</creatorcontrib><description>There is provided a configuration which includes: a burying layer which has a current narrowing window where portions protruding onto a top part of a ridge stripe are opposed to each other with an interval therebetween narrower than a width of the top part; and a diffraction grating in which a λ/4 phase shifter is placed at an intermediate portion in a light traveling direction; wherein a sectional shape of the current narrowing window varies depending on a position in the light traveling direction so that, at a region where the λ/4 phase shifter is placed, a resistance of a current path from a second cladding layer to a first cladding layer through the current narrowing window is minimum.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; DEVICES USING STIMULATED EMISSION ; ELECTRICITY</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20211104&amp;DB=EPODOC&amp;CC=US&amp;NR=2021344172A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20211104&amp;DB=EPODOC&amp;CC=US&amp;NR=2021344172A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FUCHIDA, Ayumi</creatorcontrib><creatorcontrib>MAEHARA, Hiroaki</creatorcontrib><title>OPTICAL SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING OPTICAL SEMICONDUCTOR DEVICE</title><description>There is provided a configuration which includes: a burying layer which has a current narrowing window where portions protruding onto a top part of a ridge stripe are opposed to each other with an interval therebetween narrower than a width of the top part; and a diffraction grating in which a λ/4 phase shifter is placed at an intermediate portion in a light traveling direction; wherein a sectional shape of the current narrowing window varies depending on a position in the light traveling direction so that, at a region where the λ/4 phase shifter is placed, a resistance of a current path from a second cladding layer to a first cladding layer through the current narrowing window is minimum.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>DEVICES USING STIMULATED EMISSION</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAj1DwjxdHb0UQh29fV09vdzCXUO8Q9ScHEN83R2VXD0c1HwdQ3x8HdR8HdT8HX0C3VzdA4JDfL0c1fAp5GHgTUtMac4lRdKczMou7mGOHvophbkx6cWFyQmp-allsSHBhsZGBkam5gYmhs5GhoTpwoANM8xdw</recordid><startdate>20211104</startdate><enddate>20211104</enddate><creator>FUCHIDA, Ayumi</creator><creator>MAEHARA, Hiroaki</creator><scope>EVB</scope></search><sort><creationdate>20211104</creationdate><title>OPTICAL SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING OPTICAL SEMICONDUCTOR DEVICE</title><author>FUCHIDA, Ayumi ; MAEHARA, Hiroaki</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2021344172A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>DEVICES USING STIMULATED EMISSION</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>FUCHIDA, Ayumi</creatorcontrib><creatorcontrib>MAEHARA, Hiroaki</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FUCHIDA, Ayumi</au><au>MAEHARA, Hiroaki</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>OPTICAL SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING OPTICAL SEMICONDUCTOR DEVICE</title><date>2021-11-04</date><risdate>2021</risdate><abstract>There is provided a configuration which includes: a burying layer which has a current narrowing window where portions protruding onto a top part of a ridge stripe are opposed to each other with an interval therebetween narrower than a width of the top part; and a diffraction grating in which a λ/4 phase shifter is placed at an intermediate portion in a light traveling direction; wherein a sectional shape of the current narrowing window varies depending on a position in the light traveling direction so that, at a region where the λ/4 phase shifter is placed, a resistance of a current path from a second cladding layer to a first cladding layer through the current narrowing window is minimum.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2021344172A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
DEVICES USING STIMULATED EMISSION
ELECTRICITY
title OPTICAL SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING OPTICAL SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T19%3A22%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FUCHIDA,%20Ayumi&rft.date=2021-11-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2021344172A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true