UNIFIED HYPERCALL INTERFACE ACROSS PROCESSORS IN VIRTUALIZED COMPUTING SYSTEMS
An example method of interfacing with a hypervisor in a computing system is described, which includes a processor having at least three hierarchical privilege levels including a third privilege level more privileged than a second privilege level, the second privilege level more privileged than a fir...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | WARKENTIN, Andrei HIRIYURU, Shruthi Muralidhara LAPLACE, Cyprien FAINKICHEN, Alexander DUCHESNE, Regis LI, Ye |
description | An example method of interfacing with a hypervisor in a computing system is described, which includes a processor having at least three hierarchical privilege levels including a third privilege level more privileged than a second privilege level, the second privilege level more privileged than a first privilege level. The method includes: identifying an input/output (I/O) space instruction, not supported by the processor, to be performed for backdoor communication between the hypervisor and guest software executing in a virtual machine (VM) managed by the hypervisor, the hypervisor executing at the third privilege level; writing one or more parameters to one or more registers of the processor that are mapped to one or more unsupported registers used by the I/O space instruction; writing a value indicative of the I/O space instruction to a designated register of the processor; executing an instruction, by the guest software executing at the first or second privilege level, which is trapped to the third privilege level. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2021224090A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2021224090A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2021224090A13</originalsourceid><addsrcrecordid>eNqNi7EKwjAUALs4iPoPAWchjS6OIb7YB2kS3ksKdSlF4iRaqP-PHfwApxvubl357NEiXETTRyCjnRPoE5DVBoQ2FJhFpGCAORAvTnRIKWuHt2UyoY05ob8K7jlBy9tq9Rifc9n9uKn2FpJpDmV6D2Wexnt5lc-QWUlVK3WSZ6nr43_VFxroMAQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>UNIFIED HYPERCALL INTERFACE ACROSS PROCESSORS IN VIRTUALIZED COMPUTING SYSTEMS</title><source>esp@cenet</source><creator>WARKENTIN, Andrei ; HIRIYURU, Shruthi Muralidhara ; LAPLACE, Cyprien ; FAINKICHEN, Alexander ; DUCHESNE, Regis ; LI, Ye</creator><creatorcontrib>WARKENTIN, Andrei ; HIRIYURU, Shruthi Muralidhara ; LAPLACE, Cyprien ; FAINKICHEN, Alexander ; DUCHESNE, Regis ; LI, Ye</creatorcontrib><description>An example method of interfacing with a hypervisor in a computing system is described, which includes a processor having at least three hierarchical privilege levels including a third privilege level more privileged than a second privilege level, the second privilege level more privileged than a first privilege level. The method includes: identifying an input/output (I/O) space instruction, not supported by the processor, to be performed for backdoor communication between the hypervisor and guest software executing in a virtual machine (VM) managed by the hypervisor, the hypervisor executing at the third privilege level; writing one or more parameters to one or more registers of the processor that are mapped to one or more unsupported registers used by the I/O space instruction; writing a value indicative of the I/O space instruction to a designated register of the processor; executing an instruction, by the guest software executing at the first or second privilege level, which is trapped to the third privilege level.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210722&DB=EPODOC&CC=US&NR=2021224090A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210722&DB=EPODOC&CC=US&NR=2021224090A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WARKENTIN, Andrei</creatorcontrib><creatorcontrib>HIRIYURU, Shruthi Muralidhara</creatorcontrib><creatorcontrib>LAPLACE, Cyprien</creatorcontrib><creatorcontrib>FAINKICHEN, Alexander</creatorcontrib><creatorcontrib>DUCHESNE, Regis</creatorcontrib><creatorcontrib>LI, Ye</creatorcontrib><title>UNIFIED HYPERCALL INTERFACE ACROSS PROCESSORS IN VIRTUALIZED COMPUTING SYSTEMS</title><description>An example method of interfacing with a hypervisor in a computing system is described, which includes a processor having at least three hierarchical privilege levels including a third privilege level more privileged than a second privilege level, the second privilege level more privileged than a first privilege level. The method includes: identifying an input/output (I/O) space instruction, not supported by the processor, to be performed for backdoor communication between the hypervisor and guest software executing in a virtual machine (VM) managed by the hypervisor, the hypervisor executing at the third privilege level; writing one or more parameters to one or more registers of the processor that are mapped to one or more unsupported registers used by the I/O space instruction; writing a value indicative of the I/O space instruction to a designated register of the processor; executing an instruction, by the guest software executing at the first or second privilege level, which is trapped to the third privilege level.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi7EKwjAUALs4iPoPAWchjS6OIb7YB2kS3ksKdSlF4iRaqP-PHfwApxvubl357NEiXETTRyCjnRPoE5DVBoQ2FJhFpGCAORAvTnRIKWuHt2UyoY05ob8K7jlBy9tq9Rifc9n9uKn2FpJpDmV6D2Wexnt5lc-QWUlVK3WSZ6nr43_VFxroMAQ</recordid><startdate>20210722</startdate><enddate>20210722</enddate><creator>WARKENTIN, Andrei</creator><creator>HIRIYURU, Shruthi Muralidhara</creator><creator>LAPLACE, Cyprien</creator><creator>FAINKICHEN, Alexander</creator><creator>DUCHESNE, Regis</creator><creator>LI, Ye</creator><scope>EVB</scope></search><sort><creationdate>20210722</creationdate><title>UNIFIED HYPERCALL INTERFACE ACROSS PROCESSORS IN VIRTUALIZED COMPUTING SYSTEMS</title><author>WARKENTIN, Andrei ; HIRIYURU, Shruthi Muralidhara ; LAPLACE, Cyprien ; FAINKICHEN, Alexander ; DUCHESNE, Regis ; LI, Ye</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2021224090A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WARKENTIN, Andrei</creatorcontrib><creatorcontrib>HIRIYURU, Shruthi Muralidhara</creatorcontrib><creatorcontrib>LAPLACE, Cyprien</creatorcontrib><creatorcontrib>FAINKICHEN, Alexander</creatorcontrib><creatorcontrib>DUCHESNE, Regis</creatorcontrib><creatorcontrib>LI, Ye</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WARKENTIN, Andrei</au><au>HIRIYURU, Shruthi Muralidhara</au><au>LAPLACE, Cyprien</au><au>FAINKICHEN, Alexander</au><au>DUCHESNE, Regis</au><au>LI, Ye</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>UNIFIED HYPERCALL INTERFACE ACROSS PROCESSORS IN VIRTUALIZED COMPUTING SYSTEMS</title><date>2021-07-22</date><risdate>2021</risdate><abstract>An example method of interfacing with a hypervisor in a computing system is described, which includes a processor having at least three hierarchical privilege levels including a third privilege level more privileged than a second privilege level, the second privilege level more privileged than a first privilege level. The method includes: identifying an input/output (I/O) space instruction, not supported by the processor, to be performed for backdoor communication between the hypervisor and guest software executing in a virtual machine (VM) managed by the hypervisor, the hypervisor executing at the third privilege level; writing one or more parameters to one or more registers of the processor that are mapped to one or more unsupported registers used by the I/O space instruction; writing a value indicative of the I/O space instruction to a designated register of the processor; executing an instruction, by the guest software executing at the first or second privilege level, which is trapped to the third privilege level.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2021224090A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | UNIFIED HYPERCALL INTERFACE ACROSS PROCESSORS IN VIRTUALIZED COMPUTING SYSTEMS |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T22%3A34%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WARKENTIN,%20Andrei&rft.date=2021-07-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2021224090A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |