HYBRID TIMs FOR ELECTRONIC PACKAGE COOLING

Structural combinations of TIMs and methods of combining these TIMs in semiconductor packages are disclosed. An embodiment forms the structures by selectively metallizing a backside of a semiconductor chip (chip) on chip hot spots, placing a higher performance thermal interface material (TIM) on the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Chowdhury, Piyas Bal, Sikka, Kamal K, Iruvanti, Sushumna, Li, Shidong, Zitz, Jeffrey Allen, Kelly, James J
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Chowdhury, Piyas Bal
Sikka, Kamal K
Iruvanti, Sushumna
Li, Shidong
Zitz, Jeffrey Allen
Kelly, James J
description Structural combinations of TIMs and methods of combining these TIMs in semiconductor packages are disclosed. An embodiment forms the structures by selectively metallizing a backside of a semiconductor chip (chip) on chip hot spots, placing a higher performance thermal interface material (TIM) on the metallized hot spots, selectively metalizing an underside of a lid in one or more metalized lid locations, and assembling a lid over the backside of the chip to create an assembly so that metalized lid locations are in contact with the higher performance TIMs. A lower performance TIM fills the region surrounding the higher performance TIM on the underside of the lid enclosing the chips. Disclosed are methods of disposing both solid and dispensable TIMs, curing and not curing the thermal interface, and structures to keep the TIMs in place while assembly the package and compressing dispensable TIMs. Alternative method steps are disclosed, such as: injecting the lower performance TIM through injection holes in a pre-assembled assembly, using solid preform TIMs with cutouts, and using high performance TIM structures that have collapsible rails to prevent lower performance TIM from spilling onto the surface of the higher performance TIM to permit good/bonding.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2021098334A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2021098334A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2021098334A13</originalsourceid><addsrcrecordid>eNrjZNDyiHQK8nRRCPH0LVZw8w9ScPVxdQ4J8vfzdFYIcHT2dnR3VXD29_fx9HPnYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkaGBpYWxsYmjobGxKkCAOETJYo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HYBRID TIMs FOR ELECTRONIC PACKAGE COOLING</title><source>esp@cenet</source><creator>Chowdhury, Piyas Bal ; Sikka, Kamal K ; Iruvanti, Sushumna ; Li, Shidong ; Zitz, Jeffrey Allen ; Kelly, James J</creator><creatorcontrib>Chowdhury, Piyas Bal ; Sikka, Kamal K ; Iruvanti, Sushumna ; Li, Shidong ; Zitz, Jeffrey Allen ; Kelly, James J</creatorcontrib><description>Structural combinations of TIMs and methods of combining these TIMs in semiconductor packages are disclosed. An embodiment forms the structures by selectively metallizing a backside of a semiconductor chip (chip) on chip hot spots, placing a higher performance thermal interface material (TIM) on the metallized hot spots, selectively metalizing an underside of a lid in one or more metalized lid locations, and assembling a lid over the backside of the chip to create an assembly so that metalized lid locations are in contact with the higher performance TIMs. A lower performance TIM fills the region surrounding the higher performance TIM on the underside of the lid enclosing the chips. Disclosed are methods of disposing both solid and dispensable TIMs, curing and not curing the thermal interface, and structures to keep the TIMs in place while assembly the package and compressing dispensable TIMs. Alternative method steps are disclosed, such as: injecting the lower performance TIM through injection holes in a pre-assembled assembly, using solid preform TIMs with cutouts, and using high performance TIM structures that have collapsible rails to prevent lower performance TIM from spilling onto the surface of the higher performance TIM to permit good/bonding.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210401&amp;DB=EPODOC&amp;CC=US&amp;NR=2021098334A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20210401&amp;DB=EPODOC&amp;CC=US&amp;NR=2021098334A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chowdhury, Piyas Bal</creatorcontrib><creatorcontrib>Sikka, Kamal K</creatorcontrib><creatorcontrib>Iruvanti, Sushumna</creatorcontrib><creatorcontrib>Li, Shidong</creatorcontrib><creatorcontrib>Zitz, Jeffrey Allen</creatorcontrib><creatorcontrib>Kelly, James J</creatorcontrib><title>HYBRID TIMs FOR ELECTRONIC PACKAGE COOLING</title><description>Structural combinations of TIMs and methods of combining these TIMs in semiconductor packages are disclosed. An embodiment forms the structures by selectively metallizing a backside of a semiconductor chip (chip) on chip hot spots, placing a higher performance thermal interface material (TIM) on the metallized hot spots, selectively metalizing an underside of a lid in one or more metalized lid locations, and assembling a lid over the backside of the chip to create an assembly so that metalized lid locations are in contact with the higher performance TIMs. A lower performance TIM fills the region surrounding the higher performance TIM on the underside of the lid enclosing the chips. Disclosed are methods of disposing both solid and dispensable TIMs, curing and not curing the thermal interface, and structures to keep the TIMs in place while assembly the package and compressing dispensable TIMs. Alternative method steps are disclosed, such as: injecting the lower performance TIM through injection holes in a pre-assembled assembly, using solid preform TIMs with cutouts, and using high performance TIM structures that have collapsible rails to prevent lower performance TIM from spilling onto the surface of the higher performance TIM to permit good/bonding.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDyiHQK8nRRCPH0LVZw8w9ScPVxdQ4J8vfzdFYIcHT2dnR3VXD29_fx9HPnYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkaGBpYWxsYmjobGxKkCAOETJYo</recordid><startdate>20210401</startdate><enddate>20210401</enddate><creator>Chowdhury, Piyas Bal</creator><creator>Sikka, Kamal K</creator><creator>Iruvanti, Sushumna</creator><creator>Li, Shidong</creator><creator>Zitz, Jeffrey Allen</creator><creator>Kelly, James J</creator><scope>EVB</scope></search><sort><creationdate>20210401</creationdate><title>HYBRID TIMs FOR ELECTRONIC PACKAGE COOLING</title><author>Chowdhury, Piyas Bal ; Sikka, Kamal K ; Iruvanti, Sushumna ; Li, Shidong ; Zitz, Jeffrey Allen ; Kelly, James J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2021098334A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Chowdhury, Piyas Bal</creatorcontrib><creatorcontrib>Sikka, Kamal K</creatorcontrib><creatorcontrib>Iruvanti, Sushumna</creatorcontrib><creatorcontrib>Li, Shidong</creatorcontrib><creatorcontrib>Zitz, Jeffrey Allen</creatorcontrib><creatorcontrib>Kelly, James J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chowdhury, Piyas Bal</au><au>Sikka, Kamal K</au><au>Iruvanti, Sushumna</au><au>Li, Shidong</au><au>Zitz, Jeffrey Allen</au><au>Kelly, James J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HYBRID TIMs FOR ELECTRONIC PACKAGE COOLING</title><date>2021-04-01</date><risdate>2021</risdate><abstract>Structural combinations of TIMs and methods of combining these TIMs in semiconductor packages are disclosed. An embodiment forms the structures by selectively metallizing a backside of a semiconductor chip (chip) on chip hot spots, placing a higher performance thermal interface material (TIM) on the metallized hot spots, selectively metalizing an underside of a lid in one or more metalized lid locations, and assembling a lid over the backside of the chip to create an assembly so that metalized lid locations are in contact with the higher performance TIMs. A lower performance TIM fills the region surrounding the higher performance TIM on the underside of the lid enclosing the chips. Disclosed are methods of disposing both solid and dispensable TIMs, curing and not curing the thermal interface, and structures to keep the TIMs in place while assembly the package and compressing dispensable TIMs. Alternative method steps are disclosed, such as: injecting the lower performance TIM through injection holes in a pre-assembled assembly, using solid preform TIMs with cutouts, and using high performance TIM structures that have collapsible rails to prevent lower performance TIM from spilling onto the surface of the higher performance TIM to permit good/bonding.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2021098334A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title HYBRID TIMs FOR ELECTRONIC PACKAGE COOLING
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T10%3A07%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chowdhury,%20Piyas%20Bal&rft.date=2021-04-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2021098334A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true