ELECTRONIC DEVICE COMPRISING OPTICAL ELECTRONIC COMPONENTS AND MANUFACTURING METHOD
An opaque dielectric carrier and confinement substrate is formed by a stack of layers laminated on each other. The stack includes a solid back layer and a front frame having a peripheral wall and an intermediate partition which delimits two cavities located on top of the solid back layer and on eith...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | RIVIERE, Jean-Michel BRECHIGNAC, Remi COFFY, Romain |
description | An opaque dielectric carrier and confinement substrate is formed by a stack of layers laminated on each other. The stack includes a solid back layer and a front frame having a peripheral wall and an intermediate partition which delimits two cavities located on top of the solid back layer and on either side of the intermediate partition. Electronic integrated circuit (IC) chips are located inside the cavities and mounted on top of the solid back layer. Each IC chip includes an integrated optical element. Electrical connections are provided between the IC chips and back electrical contacts of the solid back layer. Transparent encapsulation blocks are molded in the cavities to embed the IC chips. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2021066271A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2021066271A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2021066271A13</originalsourceid><addsrcrecordid>eNrjZAh29XF1Dgny9_N0VnBxDfN0dlVw9vcNCPIM9vRzV_APCPF0dvRRQFIEkvX3c_ULCVZw9HNR8HX0C3VzdA4JDQKp93UN8fB34WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGhgZmZkbmho6GxsSpAgDqJjEZ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ELECTRONIC DEVICE COMPRISING OPTICAL ELECTRONIC COMPONENTS AND MANUFACTURING METHOD</title><source>esp@cenet</source><creator>RIVIERE, Jean-Michel ; BRECHIGNAC, Remi ; COFFY, Romain</creator><creatorcontrib>RIVIERE, Jean-Michel ; BRECHIGNAC, Remi ; COFFY, Romain</creatorcontrib><description>An opaque dielectric carrier and confinement substrate is formed by a stack of layers laminated on each other. The stack includes a solid back layer and a front frame having a peripheral wall and an intermediate partition which delimits two cavities located on top of the solid back layer and on either side of the intermediate partition. Electronic integrated circuit (IC) chips are located inside the cavities and mounted on top of the solid back layer. Each IC chip includes an integrated optical element. Electrical connections are provided between the IC chips and back electrical contacts of the solid back layer. Transparent encapsulation blocks are molded in the cavities to embed the IC chips.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210304&DB=EPODOC&CC=US&NR=2021066271A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210304&DB=EPODOC&CC=US&NR=2021066271A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RIVIERE, Jean-Michel</creatorcontrib><creatorcontrib>BRECHIGNAC, Remi</creatorcontrib><creatorcontrib>COFFY, Romain</creatorcontrib><title>ELECTRONIC DEVICE COMPRISING OPTICAL ELECTRONIC COMPONENTS AND MANUFACTURING METHOD</title><description>An opaque dielectric carrier and confinement substrate is formed by a stack of layers laminated on each other. The stack includes a solid back layer and a front frame having a peripheral wall and an intermediate partition which delimits two cavities located on top of the solid back layer and on either side of the intermediate partition. Electronic integrated circuit (IC) chips are located inside the cavities and mounted on top of the solid back layer. Each IC chip includes an integrated optical element. Electrical connections are provided between the IC chips and back electrical contacts of the solid back layer. Transparent encapsulation blocks are molded in the cavities to embed the IC chips.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAh29XF1Dgny9_N0VnBxDfN0dlVw9vcNCPIM9vRzV_APCPF0dvRRQFIEkvX3c_ULCVZw9HNR8HX0C3VzdA4JDQKp93UN8fB34WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGhgZmZkbmho6GxsSpAgDqJjEZ</recordid><startdate>20210304</startdate><enddate>20210304</enddate><creator>RIVIERE, Jean-Michel</creator><creator>BRECHIGNAC, Remi</creator><creator>COFFY, Romain</creator><scope>EVB</scope></search><sort><creationdate>20210304</creationdate><title>ELECTRONIC DEVICE COMPRISING OPTICAL ELECTRONIC COMPONENTS AND MANUFACTURING METHOD</title><author>RIVIERE, Jean-Michel ; BRECHIGNAC, Remi ; COFFY, Romain</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2021066271A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>RIVIERE, Jean-Michel</creatorcontrib><creatorcontrib>BRECHIGNAC, Remi</creatorcontrib><creatorcontrib>COFFY, Romain</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RIVIERE, Jean-Michel</au><au>BRECHIGNAC, Remi</au><au>COFFY, Romain</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ELECTRONIC DEVICE COMPRISING OPTICAL ELECTRONIC COMPONENTS AND MANUFACTURING METHOD</title><date>2021-03-04</date><risdate>2021</risdate><abstract>An opaque dielectric carrier and confinement substrate is formed by a stack of layers laminated on each other. The stack includes a solid back layer and a front frame having a peripheral wall and an intermediate partition which delimits two cavities located on top of the solid back layer and on either side of the intermediate partition. Electronic integrated circuit (IC) chips are located inside the cavities and mounted on top of the solid back layer. Each IC chip includes an integrated optical element. Electrical connections are provided between the IC chips and back electrical contacts of the solid back layer. Transparent encapsulation blocks are molded in the cavities to embed the IC chips.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2021066271A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | ELECTRONIC DEVICE COMPRISING OPTICAL ELECTRONIC COMPONENTS AND MANUFACTURING METHOD |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T12%3A10%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RIVIERE,%20Jean-Michel&rft.date=2021-03-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2021066271A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |