SYSTEM COMPRISING NON-VOLATILE MEMORY DEVICE AND ONE OR MORE PERSISTENT MEMORY DEVICES IN RESPECTIVE FAULT DOMAINS
A system includes a host processor, a volatile memory device coupled to the host processor, and at least a first persistent memory device coupled to the host processor. The host processor is configured to execute one or more applications. The volatile memory device and the first persistent memory de...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Savic, Dragan Michaud, Adrian Robillard, Michael |
| description | A system includes a host processor, a volatile memory device coupled to the host processor, and at least a first persistent memory device coupled to the host processor. The host processor is configured to execute one or more applications. The volatile memory device and the first persistent memory device are in respective distinct fault domains of the system, and at least one of a plurality of data objects generated by a given one of the applications is accessible from multiple distinct storage locations in respective ones of the distinct fault domains. For example, the host processor and the volatile memory device may be in a first one of the distinct fault domains and the first persistent memory device may be in a second one of the distinct fault domains. The data object remains accessible in one of the fault domains responsive to a failure in another of the fault domains. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2021064489A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2021064489A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2021064489A13</originalsourceid><addsrcrecordid>eNqNi8EKgkAQQL10iOofBjoLahJ2XNaxBtxZ2VkFTyKxnaIk-3_y0KVbpweP99bRS3rxaEBb0zgS4jOw5biztfJUIxg01vVQYkcaQXEJlhGsg0UjNOiElp_9byhADA6lQe2pQ6hUW3sorVHEso1Wt_E-h92Xm2hfodeXOEzPIczTeA2P8B5ayZIsTY55XpxUeviv-gBftDmk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYSTEM COMPRISING NON-VOLATILE MEMORY DEVICE AND ONE OR MORE PERSISTENT MEMORY DEVICES IN RESPECTIVE FAULT DOMAINS</title><source>esp@cenet</source><creator>Savic, Dragan ; Michaud, Adrian ; Robillard, Michael</creator><creatorcontrib>Savic, Dragan ; Michaud, Adrian ; Robillard, Michael</creatorcontrib><description>A system includes a host processor, a volatile memory device coupled to the host processor, and at least a first persistent memory device coupled to the host processor. The host processor is configured to execute one or more applications. The volatile memory device and the first persistent memory device are in respective distinct fault domains of the system, and at least one of a plurality of data objects generated by a given one of the applications is accessible from multiple distinct storage locations in respective ones of the distinct fault domains. For example, the host processor and the volatile memory device may be in a first one of the distinct fault domains and the first persistent memory device may be in a second one of the distinct fault domains. The data object remains accessible in one of the fault domains responsive to a failure in another of the fault domains.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210304&DB=EPODOC&CC=US&NR=2021064489A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210304&DB=EPODOC&CC=US&NR=2021064489A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Savic, Dragan</creatorcontrib><creatorcontrib>Michaud, Adrian</creatorcontrib><creatorcontrib>Robillard, Michael</creatorcontrib><title>SYSTEM COMPRISING NON-VOLATILE MEMORY DEVICE AND ONE OR MORE PERSISTENT MEMORY DEVICES IN RESPECTIVE FAULT DOMAINS</title><description>A system includes a host processor, a volatile memory device coupled to the host processor, and at least a first persistent memory device coupled to the host processor. The host processor is configured to execute one or more applications. The volatile memory device and the first persistent memory device are in respective distinct fault domains of the system, and at least one of a plurality of data objects generated by a given one of the applications is accessible from multiple distinct storage locations in respective ones of the distinct fault domains. For example, the host processor and the volatile memory device may be in a first one of the distinct fault domains and the first persistent memory device may be in a second one of the distinct fault domains. The data object remains accessible in one of the fault domains responsive to a failure in another of the fault domains.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi8EKgkAQQL10iOofBjoLahJ2XNaxBtxZ2VkFTyKxnaIk-3_y0KVbpweP99bRS3rxaEBb0zgS4jOw5biztfJUIxg01vVQYkcaQXEJlhGsg0UjNOiElp_9byhADA6lQe2pQ6hUW3sorVHEso1Wt_E-h92Xm2hfodeXOEzPIczTeA2P8B5ayZIsTY55XpxUeviv-gBftDmk</recordid><startdate>20210304</startdate><enddate>20210304</enddate><creator>Savic, Dragan</creator><creator>Michaud, Adrian</creator><creator>Robillard, Michael</creator><scope>EVB</scope></search><sort><creationdate>20210304</creationdate><title>SYSTEM COMPRISING NON-VOLATILE MEMORY DEVICE AND ONE OR MORE PERSISTENT MEMORY DEVICES IN RESPECTIVE FAULT DOMAINS</title><author>Savic, Dragan ; Michaud, Adrian ; Robillard, Michael</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2021064489A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>Savic, Dragan</creatorcontrib><creatorcontrib>Michaud, Adrian</creatorcontrib><creatorcontrib>Robillard, Michael</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Savic, Dragan</au><au>Michaud, Adrian</au><au>Robillard, Michael</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYSTEM COMPRISING NON-VOLATILE MEMORY DEVICE AND ONE OR MORE PERSISTENT MEMORY DEVICES IN RESPECTIVE FAULT DOMAINS</title><date>2021-03-04</date><risdate>2021</risdate><abstract>A system includes a host processor, a volatile memory device coupled to the host processor, and at least a first persistent memory device coupled to the host processor. The host processor is configured to execute one or more applications. The volatile memory device and the first persistent memory device are in respective distinct fault domains of the system, and at least one of a plurality of data objects generated by a given one of the applications is accessible from multiple distinct storage locations in respective ones of the distinct fault domains. For example, the host processor and the volatile memory device may be in a first one of the distinct fault domains and the first persistent memory device may be in a second one of the distinct fault domains. The data object remains accessible in one of the fault domains responsive to a failure in another of the fault domains.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2021064489A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | SYSTEM COMPRISING NON-VOLATILE MEMORY DEVICE AND ONE OR MORE PERSISTENT MEMORY DEVICES IN RESPECTIVE FAULT DOMAINS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T12%3A15%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Savic,%20Dragan&rft.date=2021-03-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2021064489A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |