Method Of Making Embedded Memory Device With Silicon-On-Insulator Substrate

A method of forming a semiconductor device where memory cells and some logic devices are formed on bulk silicon while other logic devices are formed on a thin silicon layer over insulation over the bulk silicon of the same substrate. The memory cell stacks, select gate poly, and source regions for t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: DO, NHAN, Kim, Jinho, LEMKE, STEVEN, LIU, XIAN, ZHOU, FENG, GHAZAVI, PARVIZ
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator DO, NHAN
Kim, Jinho
LEMKE, STEVEN
LIU, XIAN
ZHOU, FENG
GHAZAVI, PARVIZ
description A method of forming a semiconductor device where memory cells and some logic devices are formed on bulk silicon while other logic devices are formed on a thin silicon layer over insulation over the bulk silicon of the same substrate. The memory cell stacks, select gate poly, and source regions for the memory devices are formed in the memory area before the logic devices are formed in the logic areas. The various oxide, nitride and poly layers used to form the gate stacks in the memory area are formed in the logic areas as well. Only after the memory cell stacks and select gate poly are formed, and the memory area protected by one or more protective layers, are the oxide, nitride and poly layers used to form the memory cell stacks removed from the logic areas, and the logic devices are then formed.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020395370A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020395370A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020395370A13</originalsourceid><addsrcrecordid>eNrjZPD2TS3JyE9R8E9T8E3MzsxLV3DNTUpNSUlNUfBNzc0vqlRwSS3LTE5VCM8syVAIzszJTM7P0_XP0_XMKy7NSSzJL1IILk0qLilKLEnlYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYGxpamxuYGjobGxKkCAJ1HNWY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method Of Making Embedded Memory Device With Silicon-On-Insulator Substrate</title><source>esp@cenet</source><creator>DO, NHAN ; Kim, Jinho ; LEMKE, STEVEN ; LIU, XIAN ; ZHOU, FENG ; GHAZAVI, PARVIZ</creator><creatorcontrib>DO, NHAN ; Kim, Jinho ; LEMKE, STEVEN ; LIU, XIAN ; ZHOU, FENG ; GHAZAVI, PARVIZ</creatorcontrib><description>A method of forming a semiconductor device where memory cells and some logic devices are formed on bulk silicon while other logic devices are formed on a thin silicon layer over insulation over the bulk silicon of the same substrate. The memory cell stacks, select gate poly, and source regions for the memory devices are formed in the memory area before the logic devices are formed in the logic areas. The various oxide, nitride and poly layers used to form the gate stacks in the memory area are formed in the logic areas as well. Only after the memory cell stacks and select gate poly are formed, and the memory area protected by one or more protective layers, are the oxide, nitride and poly layers used to form the memory cell stacks removed from the logic areas, and the logic devices are then formed.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201217&amp;DB=EPODOC&amp;CC=US&amp;NR=2020395370A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201217&amp;DB=EPODOC&amp;CC=US&amp;NR=2020395370A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DO, NHAN</creatorcontrib><creatorcontrib>Kim, Jinho</creatorcontrib><creatorcontrib>LEMKE, STEVEN</creatorcontrib><creatorcontrib>LIU, XIAN</creatorcontrib><creatorcontrib>ZHOU, FENG</creatorcontrib><creatorcontrib>GHAZAVI, PARVIZ</creatorcontrib><title>Method Of Making Embedded Memory Device With Silicon-On-Insulator Substrate</title><description>A method of forming a semiconductor device where memory cells and some logic devices are formed on bulk silicon while other logic devices are formed on a thin silicon layer over insulation over the bulk silicon of the same substrate. The memory cell stacks, select gate poly, and source regions for the memory devices are formed in the memory area before the logic devices are formed in the logic areas. The various oxide, nitride and poly layers used to form the gate stacks in the memory area are formed in the logic areas as well. Only after the memory cell stacks and select gate poly are formed, and the memory area protected by one or more protective layers, are the oxide, nitride and poly layers used to form the memory cell stacks removed from the logic areas, and the logic devices are then formed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD2TS3JyE9R8E9T8E3MzsxLV3DNTUpNSUlNUfBNzc0vqlRwSS3LTE5VCM8syVAIzszJTM7P0_XP0_XMKy7NSSzJL1IILk0qLilKLEnlYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYGxpamxuYGjobGxKkCAJ1HNWY</recordid><startdate>20201217</startdate><enddate>20201217</enddate><creator>DO, NHAN</creator><creator>Kim, Jinho</creator><creator>LEMKE, STEVEN</creator><creator>LIU, XIAN</creator><creator>ZHOU, FENG</creator><creator>GHAZAVI, PARVIZ</creator><scope>EVB</scope></search><sort><creationdate>20201217</creationdate><title>Method Of Making Embedded Memory Device With Silicon-On-Insulator Substrate</title><author>DO, NHAN ; Kim, Jinho ; LEMKE, STEVEN ; LIU, XIAN ; ZHOU, FENG ; GHAZAVI, PARVIZ</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020395370A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>DO, NHAN</creatorcontrib><creatorcontrib>Kim, Jinho</creatorcontrib><creatorcontrib>LEMKE, STEVEN</creatorcontrib><creatorcontrib>LIU, XIAN</creatorcontrib><creatorcontrib>ZHOU, FENG</creatorcontrib><creatorcontrib>GHAZAVI, PARVIZ</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DO, NHAN</au><au>Kim, Jinho</au><au>LEMKE, STEVEN</au><au>LIU, XIAN</au><au>ZHOU, FENG</au><au>GHAZAVI, PARVIZ</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method Of Making Embedded Memory Device With Silicon-On-Insulator Substrate</title><date>2020-12-17</date><risdate>2020</risdate><abstract>A method of forming a semiconductor device where memory cells and some logic devices are formed on bulk silicon while other logic devices are formed on a thin silicon layer over insulation over the bulk silicon of the same substrate. The memory cell stacks, select gate poly, and source regions for the memory devices are formed in the memory area before the logic devices are formed in the logic areas. The various oxide, nitride and poly layers used to form the gate stacks in the memory area are formed in the logic areas as well. Only after the memory cell stacks and select gate poly are formed, and the memory area protected by one or more protective layers, are the oxide, nitride and poly layers used to form the memory cell stacks removed from the logic areas, and the logic devices are then formed.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2020395370A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method Of Making Embedded Memory Device With Silicon-On-Insulator Substrate
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T02%3A59%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DO,%20NHAN&rft.date=2020-12-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020395370A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true