Semiconductor Device
A semiconductor memory array includes a first nonvolatile memory cell having a first charge storage layer and a first gate electrode and a second nonvolatile memory cell, adjacent to the first memory cell in a first direction, having a second charge storage layer and a second gate electrode. The fir...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | OKAZAKI, Tsutomu KATO, Akira TANAKA, Toshihiro HISAMOTO, Digh YASUI, Kan OKADA, Daisuke MATSUI, Toshikazu NITTA, Kyoya ISHII, Yasushi |
| description | A semiconductor memory array includes a first nonvolatile memory cell having a first charge storage layer and a first gate electrode and a second nonvolatile memory cell, adjacent to the first memory cell in a first direction, having a second charge storage layer and a second gate electrode. The first and second electrodes extend in a second direction perpendicular to the first direction, the first electrode has a first contact section extending toward the second electrode in the first direction, and the second electrode has a second contact section extending toward the first electrode in the first direction. The first and second contact positions are shifted in the second direction, respectively, and the first electrode and the first contact section are electrically separated from the second electrode and the second contact section. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020357807A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020357807A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020357807A13</originalsourceid><addsrcrecordid>eNrjZBAJTs3NTM7PSylNLskvUnBJLctMTuVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRgbGpuYWBuaOhsbEqQIA1u0hwg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor Device</title><source>esp@cenet</source><creator>OKAZAKI, Tsutomu ; KATO, Akira ; TANAKA, Toshihiro ; HISAMOTO, Digh ; YASUI, Kan ; OKADA, Daisuke ; MATSUI, Toshikazu ; NITTA, Kyoya ; ISHII, Yasushi</creator><creatorcontrib>OKAZAKI, Tsutomu ; KATO, Akira ; TANAKA, Toshihiro ; HISAMOTO, Digh ; YASUI, Kan ; OKADA, Daisuke ; MATSUI, Toshikazu ; NITTA, Kyoya ; ISHII, Yasushi</creatorcontrib><description>A semiconductor memory array includes a first nonvolatile memory cell having a first charge storage layer and a first gate electrode and a second nonvolatile memory cell, adjacent to the first memory cell in a first direction, having a second charge storage layer and a second gate electrode. The first and second electrodes extend in a second direction perpendicular to the first direction, the first electrode has a first contact section extending toward the second electrode in the first direction, and the second electrode has a second contact section extending toward the first electrode in the first direction. The first and second contact positions are shifted in the second direction, respectively, and the first electrode and the first contact section are electrically separated from the second electrode and the second contact section.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201112&DB=EPODOC&CC=US&NR=2020357807A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201112&DB=EPODOC&CC=US&NR=2020357807A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OKAZAKI, Tsutomu</creatorcontrib><creatorcontrib>KATO, Akira</creatorcontrib><creatorcontrib>TANAKA, Toshihiro</creatorcontrib><creatorcontrib>HISAMOTO, Digh</creatorcontrib><creatorcontrib>YASUI, Kan</creatorcontrib><creatorcontrib>OKADA, Daisuke</creatorcontrib><creatorcontrib>MATSUI, Toshikazu</creatorcontrib><creatorcontrib>NITTA, Kyoya</creatorcontrib><creatorcontrib>ISHII, Yasushi</creatorcontrib><title>Semiconductor Device</title><description>A semiconductor memory array includes a first nonvolatile memory cell having a first charge storage layer and a first gate electrode and a second nonvolatile memory cell, adjacent to the first memory cell in a first direction, having a second charge storage layer and a second gate electrode. The first and second electrodes extend in a second direction perpendicular to the first direction, the first electrode has a first contact section extending toward the second electrode in the first direction, and the second electrode has a second contact section extending toward the first electrode in the first direction. The first and second contact positions are shifted in the second direction, respectively, and the first electrode and the first contact section are electrically separated from the second electrode and the second contact section.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAJTs3NTM7PSylNLskvUnBJLctMTuVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRgbGpuYWBuaOhsbEqQIA1u0hwg</recordid><startdate>20201112</startdate><enddate>20201112</enddate><creator>OKAZAKI, Tsutomu</creator><creator>KATO, Akira</creator><creator>TANAKA, Toshihiro</creator><creator>HISAMOTO, Digh</creator><creator>YASUI, Kan</creator><creator>OKADA, Daisuke</creator><creator>MATSUI, Toshikazu</creator><creator>NITTA, Kyoya</creator><creator>ISHII, Yasushi</creator><scope>EVB</scope></search><sort><creationdate>20201112</creationdate><title>Semiconductor Device</title><author>OKAZAKI, Tsutomu ; KATO, Akira ; TANAKA, Toshihiro ; HISAMOTO, Digh ; YASUI, Kan ; OKADA, Daisuke ; MATSUI, Toshikazu ; NITTA, Kyoya ; ISHII, Yasushi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020357807A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>OKAZAKI, Tsutomu</creatorcontrib><creatorcontrib>KATO, Akira</creatorcontrib><creatorcontrib>TANAKA, Toshihiro</creatorcontrib><creatorcontrib>HISAMOTO, Digh</creatorcontrib><creatorcontrib>YASUI, Kan</creatorcontrib><creatorcontrib>OKADA, Daisuke</creatorcontrib><creatorcontrib>MATSUI, Toshikazu</creatorcontrib><creatorcontrib>NITTA, Kyoya</creatorcontrib><creatorcontrib>ISHII, Yasushi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OKAZAKI, Tsutomu</au><au>KATO, Akira</au><au>TANAKA, Toshihiro</au><au>HISAMOTO, Digh</au><au>YASUI, Kan</au><au>OKADA, Daisuke</au><au>MATSUI, Toshikazu</au><au>NITTA, Kyoya</au><au>ISHII, Yasushi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor Device</title><date>2020-11-12</date><risdate>2020</risdate><abstract>A semiconductor memory array includes a first nonvolatile memory cell having a first charge storage layer and a first gate electrode and a second nonvolatile memory cell, adjacent to the first memory cell in a first direction, having a second charge storage layer and a second gate electrode. The first and second electrodes extend in a second direction perpendicular to the first direction, the first electrode has a first contact section extending toward the second electrode in the first direction, and the second electrode has a second contact section extending toward the first electrode in the first direction. The first and second contact positions are shifted in the second direction, respectively, and the first electrode and the first contact section are electrically separated from the second electrode and the second contact section.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2020357807A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES |
| title | Semiconductor Device |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T16%3A41%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OKAZAKI,%20Tsutomu&rft.date=2020-11-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020357807A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |