DIE OVER MOLD STACKED SEMICONDUCTOR PACKAGE

Embodiments described herein provide a semiconductor package comprising multiple dies encapsulated in multiple molding compounds. In one example, a semiconductor package comprises: a first die or die stack on a substrate; a first molding compound encapsulating the first die or die stack on the subst...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CAI, Yuhong, GLENNAN, William, LEUTEN, Tyler, ZHANG, James, PON, Florence, KIM, Hyoung Il, XU, Yi
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CAI, Yuhong
GLENNAN, William
LEUTEN, Tyler
ZHANG, James
PON, Florence
KIM, Hyoung Il
XU, Yi
description Embodiments described herein provide a semiconductor package comprising multiple dies encapsulated in multiple molding compounds. In one example, a semiconductor package comprises: a first die or die stack on a substrate; a first molding compound encapsulating the first die or die stack on the substrate; a second die or die stack on the first molding compound; and a second molding compound encapsulating the second die or die stack and at least one portion of the first molding compound. In this example, the first die or die stack is electrically coupled to the substrate using a first wire bond and the second die or die stack is electrically coupled to the substrate using a second wire bond. Additionally, the first molding compound encapsulates the first wire bond and the second molding compound encapsulates the second wire bond. Furthermore, a footprint of the second die overlaps a footprint of the first die.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020343221A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020343221A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020343221A13</originalsourceid><addsrcrecordid>eNrjZNB28XRV8A9zDVLw9fdxUQgOcXT2dgXSrr6ezv5-LqHOIf5BCgFAQUd3Vx4G1rTEnOJUXijNzaDs5hri7KGbWpAfn1pckJicmpdaEh8abGRgZGBsYmxkZOhoaEycKgDuPyWQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DIE OVER MOLD STACKED SEMICONDUCTOR PACKAGE</title><source>esp@cenet</source><creator>CAI, Yuhong ; GLENNAN, William ; LEUTEN, Tyler ; ZHANG, James ; PON, Florence ; KIM, Hyoung Il ; XU, Yi</creator><creatorcontrib>CAI, Yuhong ; GLENNAN, William ; LEUTEN, Tyler ; ZHANG, James ; PON, Florence ; KIM, Hyoung Il ; XU, Yi</creatorcontrib><description>Embodiments described herein provide a semiconductor package comprising multiple dies encapsulated in multiple molding compounds. In one example, a semiconductor package comprises: a first die or die stack on a substrate; a first molding compound encapsulating the first die or die stack on the substrate; a second die or die stack on the first molding compound; and a second molding compound encapsulating the second die or die stack and at least one portion of the first molding compound. In this example, the first die or die stack is electrically coupled to the substrate using a first wire bond and the second die or die stack is electrically coupled to the substrate using a second wire bond. Additionally, the first molding compound encapsulates the first wire bond and the second molding compound encapsulates the second wire bond. Furthermore, a footprint of the second die overlaps a footprint of the first die.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201029&amp;DB=EPODOC&amp;CC=US&amp;NR=2020343221A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201029&amp;DB=EPODOC&amp;CC=US&amp;NR=2020343221A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CAI, Yuhong</creatorcontrib><creatorcontrib>GLENNAN, William</creatorcontrib><creatorcontrib>LEUTEN, Tyler</creatorcontrib><creatorcontrib>ZHANG, James</creatorcontrib><creatorcontrib>PON, Florence</creatorcontrib><creatorcontrib>KIM, Hyoung Il</creatorcontrib><creatorcontrib>XU, Yi</creatorcontrib><title>DIE OVER MOLD STACKED SEMICONDUCTOR PACKAGE</title><description>Embodiments described herein provide a semiconductor package comprising multiple dies encapsulated in multiple molding compounds. In one example, a semiconductor package comprises: a first die or die stack on a substrate; a first molding compound encapsulating the first die or die stack on the substrate; a second die or die stack on the first molding compound; and a second molding compound encapsulating the second die or die stack and at least one portion of the first molding compound. In this example, the first die or die stack is electrically coupled to the substrate using a first wire bond and the second die or die stack is electrically coupled to the substrate using a second wire bond. Additionally, the first molding compound encapsulates the first wire bond and the second molding compound encapsulates the second wire bond. Furthermore, a footprint of the second die overlaps a footprint of the first die.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB28XRV8A9zDVLw9fdxUQgOcXT2dgXSrr6ezv5-LqHOIf5BCgFAQUd3Vx4G1rTEnOJUXijNzaDs5hri7KGbWpAfn1pckJicmpdaEh8abGRgZGBsYmxkZOhoaEycKgDuPyWQ</recordid><startdate>20201029</startdate><enddate>20201029</enddate><creator>CAI, Yuhong</creator><creator>GLENNAN, William</creator><creator>LEUTEN, Tyler</creator><creator>ZHANG, James</creator><creator>PON, Florence</creator><creator>KIM, Hyoung Il</creator><creator>XU, Yi</creator><scope>EVB</scope></search><sort><creationdate>20201029</creationdate><title>DIE OVER MOLD STACKED SEMICONDUCTOR PACKAGE</title><author>CAI, Yuhong ; GLENNAN, William ; LEUTEN, Tyler ; ZHANG, James ; PON, Florence ; KIM, Hyoung Il ; XU, Yi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020343221A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CAI, Yuhong</creatorcontrib><creatorcontrib>GLENNAN, William</creatorcontrib><creatorcontrib>LEUTEN, Tyler</creatorcontrib><creatorcontrib>ZHANG, James</creatorcontrib><creatorcontrib>PON, Florence</creatorcontrib><creatorcontrib>KIM, Hyoung Il</creatorcontrib><creatorcontrib>XU, Yi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CAI, Yuhong</au><au>GLENNAN, William</au><au>LEUTEN, Tyler</au><au>ZHANG, James</au><au>PON, Florence</au><au>KIM, Hyoung Il</au><au>XU, Yi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DIE OVER MOLD STACKED SEMICONDUCTOR PACKAGE</title><date>2020-10-29</date><risdate>2020</risdate><abstract>Embodiments described herein provide a semiconductor package comprising multiple dies encapsulated in multiple molding compounds. In one example, a semiconductor package comprises: a first die or die stack on a substrate; a first molding compound encapsulating the first die or die stack on the substrate; a second die or die stack on the first molding compound; and a second molding compound encapsulating the second die or die stack and at least one portion of the first molding compound. In this example, the first die or die stack is electrically coupled to the substrate using a first wire bond and the second die or die stack is electrically coupled to the substrate using a second wire bond. Additionally, the first molding compound encapsulates the first wire bond and the second molding compound encapsulates the second wire bond. Furthermore, a footprint of the second die overlaps a footprint of the first die.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2020343221A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title DIE OVER MOLD STACKED SEMICONDUCTOR PACKAGE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T07%3A37%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CAI,%20Yuhong&rft.date=2020-10-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020343221A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true