Time-limited debug mode

Embodiments of the present invention include an apparatus including a debug interface, a counter, and debug-enabling circuitry. The debug-enabling circuitry is configured to receive a debug-enabling input, and responsively to the debug-enabling input, enable the debug interface and start the counter...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Kirschner, Yuval
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kirschner, Yuval
description Embodiments of the present invention include an apparatus including a debug interface, a counter, and debug-enabling circuitry. The debug-enabling circuitry is configured to receive a debug-enabling input, and responsively to the debug-enabling input, enable the debug interface and start the counter. The counter is configured to output an output signal that causes the debug interface to become disabled, following a predetermined duration from a time at which the counter was started. Other embodiments are also described.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020341058A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020341058A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020341058A13</originalsourceid><addsrcrecordid>eNrjZBAPycxN1c3JzM0sSU1RSElNKk1XyM1PSeVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRgbGJoYGphaOhsbEqQIAMBsidA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Time-limited debug mode</title><source>esp@cenet</source><creator>Kirschner, Yuval</creator><creatorcontrib>Kirschner, Yuval</creatorcontrib><description>Embodiments of the present invention include an apparatus including a debug interface, a counter, and debug-enabling circuitry. The debug-enabling circuitry is configured to receive a debug-enabling input, and responsively to the debug-enabling input, enable the debug interface and start the counter. The counter is configured to output an output signal that causes the debug interface to become disabled, following a predetermined duration from a time at which the counter was started. Other embodiments are also described.</description><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201029&amp;DB=EPODOC&amp;CC=US&amp;NR=2020341058A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201029&amp;DB=EPODOC&amp;CC=US&amp;NR=2020341058A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kirschner, Yuval</creatorcontrib><title>Time-limited debug mode</title><description>Embodiments of the present invention include an apparatus including a debug interface, a counter, and debug-enabling circuitry. The debug-enabling circuitry is configured to receive a debug-enabling input, and responsively to the debug-enabling input, enable the debug interface and start the counter. The counter is configured to output an output signal that causes the debug interface to become disabled, following a predetermined duration from a time at which the counter was started. Other embodiments are also described.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAPycxN1c3JzM0sSU1RSElNKk1XyM1PSeVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRgbGJoYGphaOhsbEqQIAMBsidA</recordid><startdate>20201029</startdate><enddate>20201029</enddate><creator>Kirschner, Yuval</creator><scope>EVB</scope></search><sort><creationdate>20201029</creationdate><title>Time-limited debug mode</title><author>Kirschner, Yuval</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020341058A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>Kirschner, Yuval</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kirschner, Yuval</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Time-limited debug mode</title><date>2020-10-29</date><risdate>2020</risdate><abstract>Embodiments of the present invention include an apparatus including a debug interface, a counter, and debug-enabling circuitry. The debug-enabling circuitry is configured to receive a debug-enabling input, and responsively to the debug-enabling input, enable the debug interface and start the counter. The counter is configured to output an output signal that causes the debug interface to become disabled, following a predetermined duration from a time at which the counter was started. Other embodiments are also described.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2020341058A1
source esp@cenet
subjects MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title Time-limited debug mode
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T21%3A16%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kirschner,%20Yuval&rft.date=2020-10-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020341058A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true