HIGH-PERFORMANCE RECEIVER ARCHITECTURE

A wireless communication device can include an antenna array configured to receive a plurality of radio frequency (RF) signals, RF circuitry, and digital baseband receive circuitry. The RF circuitry is configured to process the plurality of RF signals received via the antenna array to generate a sin...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Chen, Yiwen, Schwartz, Daniel, Schelmbauer, Werner, Alam, Mohammed, Vicker, Michael David, Fernandez, Ricardo, Yang, Dong-Jun, Riches, James, Parkes, JR., John J
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Chen, Yiwen
Schwartz, Daniel
Schelmbauer, Werner
Alam, Mohammed
Vicker, Michael David
Fernandez, Ricardo
Yang, Dong-Jun
Riches, James
Parkes, JR., John J
description A wireless communication device can include an antenna array configured to receive a plurality of radio frequency (RF) signals, RF circuitry, and digital baseband receive circuitry. The RF circuitry is configured to process the plurality of RF signals received via the antenna array to generate a single RF signal. The digital baseband receive circuitry is coupled to the RF circuitry and is configured to generate a downconverted signal based on the single RF signal, amplify the downconverted signal to generate an amplified downconverted signal, and convert the amplified downconverted signal to generate a digital output signal for processing by a wireless modem. The digital baseband receive circuitry further includes at least a first filtering system configured to filter the downconverted signal prior to amplification.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020321994A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020321994A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020321994A13</originalsourceid><addsrcrecordid>eNrjZFDz8HT30A1wDXLzD_J19HN2VQhydXb1DHMNUnAMcvbwDHF1DgkNcuVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRgbGRoaWliaOhsbEqQIAW0UkmA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HIGH-PERFORMANCE RECEIVER ARCHITECTURE</title><source>esp@cenet</source><creator>Chen, Yiwen ; Schwartz, Daniel ; Schelmbauer, Werner ; Alam, Mohammed ; Vicker, Michael David ; Fernandez, Ricardo ; Yang, Dong-Jun ; Riches, James ; Parkes, JR., John J</creator><creatorcontrib>Chen, Yiwen ; Schwartz, Daniel ; Schelmbauer, Werner ; Alam, Mohammed ; Vicker, Michael David ; Fernandez, Ricardo ; Yang, Dong-Jun ; Riches, James ; Parkes, JR., John J</creatorcontrib><description>A wireless communication device can include an antenna array configured to receive a plurality of radio frequency (RF) signals, RF circuitry, and digital baseband receive circuitry. The RF circuitry is configured to process the plurality of RF signals received via the antenna array to generate a single RF signal. The digital baseband receive circuitry is coupled to the RF circuitry and is configured to generate a downconverted signal based on the single RF signal, amplify the downconverted signal to generate an amplified downconverted signal, and convert the amplified downconverted signal to generate a digital output signal for processing by a wireless modem. The digital baseband receive circuitry further includes at least a first filtering system configured to filter the downconverted signal prior to amplification.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201008&amp;DB=EPODOC&amp;CC=US&amp;NR=2020321994A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201008&amp;DB=EPODOC&amp;CC=US&amp;NR=2020321994A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chen, Yiwen</creatorcontrib><creatorcontrib>Schwartz, Daniel</creatorcontrib><creatorcontrib>Schelmbauer, Werner</creatorcontrib><creatorcontrib>Alam, Mohammed</creatorcontrib><creatorcontrib>Vicker, Michael David</creatorcontrib><creatorcontrib>Fernandez, Ricardo</creatorcontrib><creatorcontrib>Yang, Dong-Jun</creatorcontrib><creatorcontrib>Riches, James</creatorcontrib><creatorcontrib>Parkes, JR., John J</creatorcontrib><title>HIGH-PERFORMANCE RECEIVER ARCHITECTURE</title><description>A wireless communication device can include an antenna array configured to receive a plurality of radio frequency (RF) signals, RF circuitry, and digital baseband receive circuitry. The RF circuitry is configured to process the plurality of RF signals received via the antenna array to generate a single RF signal. The digital baseband receive circuitry is coupled to the RF circuitry and is configured to generate a downconverted signal based on the single RF signal, amplify the downconverted signal to generate an amplified downconverted signal, and convert the amplified downconverted signal to generate a digital output signal for processing by a wireless modem. The digital baseband receive circuitry further includes at least a first filtering system configured to filter the downconverted signal prior to amplification.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDz8HT30A1wDXLzD_J19HN2VQhydXb1DHMNUnAMcvbwDHF1DgkNcuVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRgbGRoaWliaOhsbEqQIAW0UkmA</recordid><startdate>20201008</startdate><enddate>20201008</enddate><creator>Chen, Yiwen</creator><creator>Schwartz, Daniel</creator><creator>Schelmbauer, Werner</creator><creator>Alam, Mohammed</creator><creator>Vicker, Michael David</creator><creator>Fernandez, Ricardo</creator><creator>Yang, Dong-Jun</creator><creator>Riches, James</creator><creator>Parkes, JR., John J</creator><scope>EVB</scope></search><sort><creationdate>20201008</creationdate><title>HIGH-PERFORMANCE RECEIVER ARCHITECTURE</title><author>Chen, Yiwen ; Schwartz, Daniel ; Schelmbauer, Werner ; Alam, Mohammed ; Vicker, Michael David ; Fernandez, Ricardo ; Yang, Dong-Jun ; Riches, James ; Parkes, JR., John J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020321994A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>Chen, Yiwen</creatorcontrib><creatorcontrib>Schwartz, Daniel</creatorcontrib><creatorcontrib>Schelmbauer, Werner</creatorcontrib><creatorcontrib>Alam, Mohammed</creatorcontrib><creatorcontrib>Vicker, Michael David</creatorcontrib><creatorcontrib>Fernandez, Ricardo</creatorcontrib><creatorcontrib>Yang, Dong-Jun</creatorcontrib><creatorcontrib>Riches, James</creatorcontrib><creatorcontrib>Parkes, JR., John J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chen, Yiwen</au><au>Schwartz, Daniel</au><au>Schelmbauer, Werner</au><au>Alam, Mohammed</au><au>Vicker, Michael David</au><au>Fernandez, Ricardo</au><au>Yang, Dong-Jun</au><au>Riches, James</au><au>Parkes, JR., John J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HIGH-PERFORMANCE RECEIVER ARCHITECTURE</title><date>2020-10-08</date><risdate>2020</risdate><abstract>A wireless communication device can include an antenna array configured to receive a plurality of radio frequency (RF) signals, RF circuitry, and digital baseband receive circuitry. The RF circuitry is configured to process the plurality of RF signals received via the antenna array to generate a single RF signal. The digital baseband receive circuitry is coupled to the RF circuitry and is configured to generate a downconverted signal based on the single RF signal, amplify the downconverted signal to generate an amplified downconverted signal, and convert the amplified downconverted signal to generate a digital output signal for processing by a wireless modem. The digital baseband receive circuitry further includes at least a first filtering system configured to filter the downconverted signal prior to amplification.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2020321994A1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title HIGH-PERFORMANCE RECEIVER ARCHITECTURE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T22%3A33%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chen,%20Yiwen&rft.date=2020-10-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020321994A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true