METHODS OF FORMING A CAPACITOR, SEMICONDUCTOR DEVICE, AND FINE PATTERN, AND SEMICONDUCTOR DEVICE FORMED BY THE METHODS

A semiconductor device includes a transistor on a semiconductor substrate including a first area and a second area, and having a gate structure and an impurity area, a first interlayer insulating film covering the transistor, and having a contact plug electrically connected to the impurity area, a c...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KOO, Seongmo, CHOI, Yoonyoung, BAE, Jinwoo, PARK, Sejin, YIM, Sungsoo, KANG, Byeongmoo
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KOO, Seongmo
CHOI, Yoonyoung
BAE, Jinwoo
PARK, Sejin
YIM, Sungsoo
KANG, Byeongmoo
description A semiconductor device includes a transistor on a semiconductor substrate including a first area and a second area, and having a gate structure and an impurity area, a first interlayer insulating film covering the transistor, and having a contact plug electrically connected to the impurity area, a capacitor including a lower electrode on the first interlayer insulating film in the second area and electrically connected to the contact plug, a dielectric film coating a surface of the lower electrode, and an upper electrode on the dielectric film, and a support layer in contact with an upper side surface of the lower electrode to support the lower electrode, and extending to the first area, in which the support layer has a step between the first area and the second area.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020312853A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020312853A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020312853A13</originalsourceid><addsrcrecordid>eNqNjbEKwjAURbM4iPoPD1wrtAmCa0xeTIYkJX0VnEqROIkWKn6_oh0dnC7ncrh3zp4eyUbdQDRgYvIuHECCkrVUjmIqoEHvVAy6VW8EjUensAAZNBgXEGpJhCl8m1_uZxU17E9AFmG6W7LZpb-OeTXlgq0NkrKbPNy7PA79Od_yo2sbXvJSVHy3FbIS_1kvpKw5rA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHODS OF FORMING A CAPACITOR, SEMICONDUCTOR DEVICE, AND FINE PATTERN, AND SEMICONDUCTOR DEVICE FORMED BY THE METHODS</title><source>esp@cenet</source><creator>KOO, Seongmo ; CHOI, Yoonyoung ; BAE, Jinwoo ; PARK, Sejin ; YIM, Sungsoo ; KANG, Byeongmoo</creator><creatorcontrib>KOO, Seongmo ; CHOI, Yoonyoung ; BAE, Jinwoo ; PARK, Sejin ; YIM, Sungsoo ; KANG, Byeongmoo</creatorcontrib><description>A semiconductor device includes a transistor on a semiconductor substrate including a first area and a second area, and having a gate structure and an impurity area, a first interlayer insulating film covering the transistor, and having a contact plug electrically connected to the impurity area, a capacitor including a lower electrode on the first interlayer insulating film in the second area and electrically connected to the contact plug, a dielectric film coating a surface of the lower electrode, and an upper electrode on the dielectric film, and a support layer in contact with an upper side surface of the lower electrode to support the lower electrode, and extending to the first area, in which the support layer has a step between the first area and the second area.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201001&amp;DB=EPODOC&amp;CC=US&amp;NR=2020312853A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20201001&amp;DB=EPODOC&amp;CC=US&amp;NR=2020312853A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KOO, Seongmo</creatorcontrib><creatorcontrib>CHOI, Yoonyoung</creatorcontrib><creatorcontrib>BAE, Jinwoo</creatorcontrib><creatorcontrib>PARK, Sejin</creatorcontrib><creatorcontrib>YIM, Sungsoo</creatorcontrib><creatorcontrib>KANG, Byeongmoo</creatorcontrib><title>METHODS OF FORMING A CAPACITOR, SEMICONDUCTOR DEVICE, AND FINE PATTERN, AND SEMICONDUCTOR DEVICE FORMED BY THE METHODS</title><description>A semiconductor device includes a transistor on a semiconductor substrate including a first area and a second area, and having a gate structure and an impurity area, a first interlayer insulating film covering the transistor, and having a contact plug electrically connected to the impurity area, a capacitor including a lower electrode on the first interlayer insulating film in the second area and electrically connected to the contact plug, a dielectric film coating a surface of the lower electrode, and an upper electrode on the dielectric film, and a support layer in contact with an upper side surface of the lower electrode to support the lower electrode, and extending to the first area, in which the support layer has a step between the first area and the second area.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjbEKwjAURbM4iPoPD1wrtAmCa0xeTIYkJX0VnEqROIkWKn6_oh0dnC7ncrh3zp4eyUbdQDRgYvIuHECCkrVUjmIqoEHvVAy6VW8EjUensAAZNBgXEGpJhCl8m1_uZxU17E9AFmG6W7LZpb-OeTXlgq0NkrKbPNy7PA79Od_yo2sbXvJSVHy3FbIS_1kvpKw5rA</recordid><startdate>20201001</startdate><enddate>20201001</enddate><creator>KOO, Seongmo</creator><creator>CHOI, Yoonyoung</creator><creator>BAE, Jinwoo</creator><creator>PARK, Sejin</creator><creator>YIM, Sungsoo</creator><creator>KANG, Byeongmoo</creator><scope>EVB</scope></search><sort><creationdate>20201001</creationdate><title>METHODS OF FORMING A CAPACITOR, SEMICONDUCTOR DEVICE, AND FINE PATTERN, AND SEMICONDUCTOR DEVICE FORMED BY THE METHODS</title><author>KOO, Seongmo ; CHOI, Yoonyoung ; BAE, Jinwoo ; PARK, Sejin ; YIM, Sungsoo ; KANG, Byeongmoo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020312853A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KOO, Seongmo</creatorcontrib><creatorcontrib>CHOI, Yoonyoung</creatorcontrib><creatorcontrib>BAE, Jinwoo</creatorcontrib><creatorcontrib>PARK, Sejin</creatorcontrib><creatorcontrib>YIM, Sungsoo</creatorcontrib><creatorcontrib>KANG, Byeongmoo</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KOO, Seongmo</au><au>CHOI, Yoonyoung</au><au>BAE, Jinwoo</au><au>PARK, Sejin</au><au>YIM, Sungsoo</au><au>KANG, Byeongmoo</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHODS OF FORMING A CAPACITOR, SEMICONDUCTOR DEVICE, AND FINE PATTERN, AND SEMICONDUCTOR DEVICE FORMED BY THE METHODS</title><date>2020-10-01</date><risdate>2020</risdate><abstract>A semiconductor device includes a transistor on a semiconductor substrate including a first area and a second area, and having a gate structure and an impurity area, a first interlayer insulating film covering the transistor, and having a contact plug electrically connected to the impurity area, a capacitor including a lower electrode on the first interlayer insulating film in the second area and electrically connected to the contact plug, a dielectric film coating a surface of the lower electrode, and an upper electrode on the dielectric film, and a support layer in contact with an upper side surface of the lower electrode to support the lower electrode, and extending to the first area, in which the support layer has a step between the first area and the second area.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2020312853A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title METHODS OF FORMING A CAPACITOR, SEMICONDUCTOR DEVICE, AND FINE PATTERN, AND SEMICONDUCTOR DEVICE FORMED BY THE METHODS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T18%3A33%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KOO,%20Seongmo&rft.date=2020-10-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020312853A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true