Semiconductor Device and Method of Forming Protrusion E-Bar for 3D SIP

A semiconductor device has a first substrate and a semiconductor die disposed over the first substrate. A second substrate has a multi-layered conductive post. The conductive post has a first conductive layer and a second conductive layer formed over the first conductive layer. The first conductive...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lee, Wanil, Lee, HeeSoo, Kim, OhHan, Yang, DeokKyung, Lee, HunTeak, Ha, DaeHyeok
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lee, Wanil
Lee, HeeSoo
Kim, OhHan
Yang, DeokKyung
Lee, HunTeak
Ha, DaeHyeok
description A semiconductor device has a first substrate and a semiconductor die disposed over the first substrate. A second substrate has a multi-layered conductive post. The conductive post has a first conductive layer and a second conductive layer formed over the first conductive layer. The first conductive layer is wider than the second conductive layer. A portion of the conductive post can be embedded within the second substrate. The second substrate is disposed over the first substrate adjacent to the semiconductor die. An encapsulant is deposited around the second substrate and semiconductor die. An opening is formed in the second substrate aligned with the conductive post. An interconnect structure is formed in the opening to contact the conductive post. A discrete electrical component is disposed over a surface of the first substrate opposite the semiconductor die. A shielding layer is formed over the discrete electrical component.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020219835A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020219835A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020219835A13</originalsourceid><addsrcrecordid>eNrjZHALTs3NTM7PSylNLskvUnBJLctMTlVIzEtR8E0tychPUchPU3DLL8rNzEtXCCjKLykqLc7Mz1Nw1XVKLFJIA-owdlEI9gzgYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkBoaGlhbOpoaEycKgBH2zLB</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor Device and Method of Forming Protrusion E-Bar for 3D SIP</title><source>esp@cenet</source><creator>Lee, Wanil ; Lee, HeeSoo ; Kim, OhHan ; Yang, DeokKyung ; Lee, HunTeak ; Ha, DaeHyeok</creator><creatorcontrib>Lee, Wanil ; Lee, HeeSoo ; Kim, OhHan ; Yang, DeokKyung ; Lee, HunTeak ; Ha, DaeHyeok</creatorcontrib><description>A semiconductor device has a first substrate and a semiconductor die disposed over the first substrate. A second substrate has a multi-layered conductive post. The conductive post has a first conductive layer and a second conductive layer formed over the first conductive layer. The first conductive layer is wider than the second conductive layer. A portion of the conductive post can be embedded within the second substrate. The second substrate is disposed over the first substrate adjacent to the semiconductor die. An encapsulant is deposited around the second substrate and semiconductor die. An opening is formed in the second substrate aligned with the conductive post. An interconnect structure is formed in the opening to contact the conductive post. A discrete electrical component is disposed over a surface of the first substrate opposite the semiconductor die. A shielding layer is formed over the discrete electrical component.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200709&amp;DB=EPODOC&amp;CC=US&amp;NR=2020219835A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200709&amp;DB=EPODOC&amp;CC=US&amp;NR=2020219835A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lee, Wanil</creatorcontrib><creatorcontrib>Lee, HeeSoo</creatorcontrib><creatorcontrib>Kim, OhHan</creatorcontrib><creatorcontrib>Yang, DeokKyung</creatorcontrib><creatorcontrib>Lee, HunTeak</creatorcontrib><creatorcontrib>Ha, DaeHyeok</creatorcontrib><title>Semiconductor Device and Method of Forming Protrusion E-Bar for 3D SIP</title><description>A semiconductor device has a first substrate and a semiconductor die disposed over the first substrate. A second substrate has a multi-layered conductive post. The conductive post has a first conductive layer and a second conductive layer formed over the first conductive layer. The first conductive layer is wider than the second conductive layer. A portion of the conductive post can be embedded within the second substrate. The second substrate is disposed over the first substrate adjacent to the semiconductor die. An encapsulant is deposited around the second substrate and semiconductor die. An opening is formed in the second substrate aligned with the conductive post. An interconnect structure is formed in the opening to contact the conductive post. A discrete electrical component is disposed over a surface of the first substrate opposite the semiconductor die. A shielding layer is formed over the discrete electrical component.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHALTs3NTM7PSylNLskvUnBJLctMTlVIzEtR8E0tychPUchPU3DLL8rNzEtXCCjKLykqLc7Mz1Nw1XVKLFJIA-owdlEI9gzgYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkBoaGlhbOpoaEycKgBH2zLB</recordid><startdate>20200709</startdate><enddate>20200709</enddate><creator>Lee, Wanil</creator><creator>Lee, HeeSoo</creator><creator>Kim, OhHan</creator><creator>Yang, DeokKyung</creator><creator>Lee, HunTeak</creator><creator>Ha, DaeHyeok</creator><scope>EVB</scope></search><sort><creationdate>20200709</creationdate><title>Semiconductor Device and Method of Forming Protrusion E-Bar for 3D SIP</title><author>Lee, Wanil ; Lee, HeeSoo ; Kim, OhHan ; Yang, DeokKyung ; Lee, HunTeak ; Ha, DaeHyeok</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020219835A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Lee, Wanil</creatorcontrib><creatorcontrib>Lee, HeeSoo</creatorcontrib><creatorcontrib>Kim, OhHan</creatorcontrib><creatorcontrib>Yang, DeokKyung</creatorcontrib><creatorcontrib>Lee, HunTeak</creatorcontrib><creatorcontrib>Ha, DaeHyeok</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lee, Wanil</au><au>Lee, HeeSoo</au><au>Kim, OhHan</au><au>Yang, DeokKyung</au><au>Lee, HunTeak</au><au>Ha, DaeHyeok</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor Device and Method of Forming Protrusion E-Bar for 3D SIP</title><date>2020-07-09</date><risdate>2020</risdate><abstract>A semiconductor device has a first substrate and a semiconductor die disposed over the first substrate. A second substrate has a multi-layered conductive post. The conductive post has a first conductive layer and a second conductive layer formed over the first conductive layer. The first conductive layer is wider than the second conductive layer. A portion of the conductive post can be embedded within the second substrate. The second substrate is disposed over the first substrate adjacent to the semiconductor die. An encapsulant is deposited around the second substrate and semiconductor die. An opening is formed in the second substrate aligned with the conductive post. An interconnect structure is formed in the opening to contact the conductive post. A discrete electrical component is disposed over a surface of the first substrate opposite the semiconductor die. A shielding layer is formed over the discrete electrical component.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2020219835A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor Device and Method of Forming Protrusion E-Bar for 3D SIP
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T15%3A49%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lee,%20Wanil&rft.date=2020-07-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020219835A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true