BURN-IN RESILIENT INTEGRATED CIRCUIT FOR PROCESSORS

A burn-in resilient integrated circuit is provided. The burn-in resilient integrated circuit includes an inverter chain and a plurality of inverter circuits on the inverter chain. The burn-in resilient integrated circuit also includes a loop providing an electrical connection from an output of the i...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Cilek, Fatih, Ringe, Matthias, Koch, Michael V, Arp, Andreas H.A, Makowski, Thomas
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRONIC CIRCUITRY ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS PULSE TECHNIQUE TESTING
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Cilek, Fatih Ringe, Matthias Koch, Michael V Arp, Andreas H.A Makowski, Thomas
description	A burn-in resilient integrated circuit is provided. The burn-in resilient integrated circuit includes an inverter chain and a plurality of inverter circuits on the inverter chain. The burn-in resilient integrated circuit also includes a loop providing an electrical connection from an output of the inverter chain to an input of the inverter chain. The loop is selectable in accordance with a burn-in operation.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020158779A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020158779A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020158779A13</originalsourceid><addsrcrecordid>eNrjZDB2Cg3y0_X0UwhyDfb08XT1C1Hw9AtxdQ9yDHF1UXD2DHIO9QxRcPMPUggI8nd2DQ72DwrmYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYGhqYW5uaWjobGxKkCAFjCKF4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>BURN-IN RESILIENT INTEGRATED CIRCUIT FOR PROCESSORS</title><source>esp@cenet</source><creator>Cilek, Fatih ; Ringe, Matthias ; Koch, Michael V ; Arp, Andreas H.A ; Makowski, Thomas</creator><creatorcontrib>Cilek, Fatih ; Ringe, Matthias ; Koch, Michael V ; Arp, Andreas H.A ; Makowski, Thomas</creatorcontrib><description>A burn-in resilient integrated circuit is provided. The burn-in resilient integrated circuit includes an inverter chain and a plurality of inverter circuits on the inverter chain. The burn-in resilient integrated circuit also includes a loop providing an electrical connection from an output of the inverter chain to an input of the inverter chain. The loop is selectable in accordance with a burn-in operation.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; PULSE TECHNIQUE ; TESTING</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200521&DB=EPODOC&CC=US&NR=2020158779A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200521&DB=EPODOC&CC=US&NR=2020158779A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Cilek, Fatih</creatorcontrib><creatorcontrib>Ringe, Matthias</creatorcontrib><creatorcontrib>Koch, Michael V</creatorcontrib><creatorcontrib>Arp, Andreas H.A</creatorcontrib><creatorcontrib>Makowski, Thomas</creatorcontrib><title>BURN-IN RESILIENT INTEGRATED CIRCUIT FOR PROCESSORS</title><description>A burn-in resilient integrated circuit is provided. The burn-in resilient integrated circuit includes an inverter chain and a plurality of inverter circuits on the inverter chain. The burn-in resilient integrated circuit also includes a loop providing an electrical connection from an output of the inverter chain to an input of the inverter chain. The loop is selectable in accordance with a burn-in operation.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB2Cg3y0_X0UwhyDfb08XT1C1Hw9AtxdQ9yDHF1UXD2DHIO9QxRcPMPUggI8nd2DQ72DwrmYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkYGhqYW5uaWjobGxKkCAFjCKF4</recordid><startdate>20200521</startdate><enddate>20200521</enddate><creator>Cilek, Fatih</creator><creator>Ringe, Matthias</creator><creator>Koch, Michael V</creator><creator>Arp, Andreas H.A</creator><creator>Makowski, Thomas</creator><scope>EVB</scope></search><sort><creationdate>20200521</creationdate><title>BURN-IN RESILIENT INTEGRATED CIRCUIT FOR PROCESSORS</title><author>Cilek, Fatih ; Ringe, Matthias ; Koch, Michael V ; Arp, Andreas H.A ; Makowski, Thomas</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020158779A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>Cilek, Fatih</creatorcontrib><creatorcontrib>Ringe, Matthias</creatorcontrib><creatorcontrib>Koch, Michael V</creatorcontrib><creatorcontrib>Arp, Andreas H.A</creatorcontrib><creatorcontrib>Makowski, Thomas</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Cilek, Fatih</au><au>Ringe, Matthias</au><au>Koch, Michael V</au><au>Arp, Andreas H.A</au><au>Makowski, Thomas</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>BURN-IN RESILIENT INTEGRATED CIRCUIT FOR PROCESSORS</title><date>2020-05-21</date><risdate>2020</risdate><abstract>A burn-in resilient integrated circuit is provided. The burn-in resilient integrated circuit includes an inverter chain and a plurality of inverter circuits on the inverter chain. The burn-in resilient integrated circuit also includes a loop providing an electrical connection from an output of the inverter chain to an input of the inverter chain. The loop is selectable in accordance with a burn-in operation.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2020158779A1
source	esp@cenet
subjects	BASIC ELECTRONIC CIRCUITRY ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS PULSE TECHNIQUE TESTING
title	BURN-IN RESILIENT INTEGRATED CIRCUIT FOR PROCESSORS
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T19%3A01%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Cilek,%20Fatih&rft.date=2020-05-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020158779A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true