METHODS OF MANUFACTURING SEMICONDUCTOR CHIP

METHODS OF MANUFACTURING SEMICONDUCTOR CHIP

Methods of manufacturing a semiconductor chip are provided. The methods may include providing a semiconductor substrate including integrated circuit regions and a cut region. The cut region may be between the integrated circuit regions. The methods may also include forming a modified layer by emitti...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kim, Yoon-sung, Yoon, Jun-ho, Kim, Yun-hee, Sim, Hyun-su, Choi, Jung-ho, Bae, Byung-moon
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kim, Yoon-sung
Yoon, Jun-ho
Kim, Yun-hee
Sim, Hyun-su
Choi, Jung-ho
Bae, Byung-moon
description Methods of manufacturing a semiconductor chip are provided. The methods may include providing a semiconductor substrate including integrated circuit regions and a cut region. The cut region may be between the integrated circuit regions. The methods may also include forming a modified layer by emitting a laser beam into the semiconductor substrate along the cut region, polishing an inactive surface of the semiconductor substrate to propagate a crack from the modified layer, and separating the integrated circuit regions along the crack. The cut region may include a plurality of multilayer metal patterns on an active surface of the semiconductor substrate, which is opposite to the inactive surface of the semiconductor substrate. The plurality of multilayer metal patterns may form a pyramid structure when viewed in cross section.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020058551A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020058551A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020058551A13</originalsourceid><addsrcrecordid>eNrjZND2dQ3x8HcJVvB3U_B19At1c3QOCQ3y9HNXCHb19XT293MJdQ7xD1Jw9vAM4GFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGBgamFqamho6GxsSpAgAasCX-</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHODS OF MANUFACTURING SEMICONDUCTOR CHIP</title><source>esp@cenet</source><creator>Kim, Yoon-sung ; Yoon, Jun-ho ; Kim, Yun-hee ; Sim, Hyun-su ; Choi, Jung-ho ; Bae, Byung-moon</creator><creatorcontrib>Kim, Yoon-sung ; Yoon, Jun-ho ; Kim, Yun-hee ; Sim, Hyun-su ; Choi, Jung-ho ; Bae, Byung-moon</creatorcontrib><description>Methods of manufacturing a semiconductor chip are provided. The methods may include providing a semiconductor substrate including integrated circuit regions and a cut region. The cut region may be between the integrated circuit regions. The methods may also include forming a modified layer by emitting a laser beam into the semiconductor substrate along the cut region, polishing an inactive surface of the semiconductor substrate to propagate a crack from the modified layer, and separating the integrated circuit regions along the crack. The cut region may include a plurality of multilayer metal patterns on an active surface of the semiconductor substrate, which is opposite to the inactive surface of the semiconductor substrate. The plurality of multilayer metal patterns may form a pyramid structure when viewed in cross section.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200220&amp;DB=EPODOC&amp;CC=US&amp;NR=2020058551A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200220&amp;DB=EPODOC&amp;CC=US&amp;NR=2020058551A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kim, Yoon-sung</creatorcontrib><creatorcontrib>Yoon, Jun-ho</creatorcontrib><creatorcontrib>Kim, Yun-hee</creatorcontrib><creatorcontrib>Sim, Hyun-su</creatorcontrib><creatorcontrib>Choi, Jung-ho</creatorcontrib><creatorcontrib>Bae, Byung-moon</creatorcontrib><title>METHODS OF MANUFACTURING SEMICONDUCTOR CHIP</title><description>Methods of manufacturing a semiconductor chip are provided. The methods may include providing a semiconductor substrate including integrated circuit regions and a cut region. The cut region may be between the integrated circuit regions. The methods may also include forming a modified layer by emitting a laser beam into the semiconductor substrate along the cut region, polishing an inactive surface of the semiconductor substrate to propagate a crack from the modified layer, and separating the integrated circuit regions along the crack. The cut region may include a plurality of multilayer metal patterns on an active surface of the semiconductor substrate, which is opposite to the inactive surface of the semiconductor substrate. The plurality of multilayer metal patterns may form a pyramid structure when viewed in cross section.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND2dQ3x8HcJVvB3U_B19At1c3QOCQ3y9HNXCHb19XT293MJdQ7xD1Jw9vAM4GFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGBgamFqamho6GxsSpAgAasCX-</recordid><startdate>20200220</startdate><enddate>20200220</enddate><creator>Kim, Yoon-sung</creator><creator>Yoon, Jun-ho</creator><creator>Kim, Yun-hee</creator><creator>Sim, Hyun-su</creator><creator>Choi, Jung-ho</creator><creator>Bae, Byung-moon</creator><scope>EVB</scope></search><sort><creationdate>20200220</creationdate><title>METHODS OF MANUFACTURING SEMICONDUCTOR CHIP</title><author>Kim, Yoon-sung ; Yoon, Jun-ho ; Kim, Yun-hee ; Sim, Hyun-su ; Choi, Jung-ho ; Bae, Byung-moon</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020058551A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Kim, Yoon-sung</creatorcontrib><creatorcontrib>Yoon, Jun-ho</creatorcontrib><creatorcontrib>Kim, Yun-hee</creatorcontrib><creatorcontrib>Sim, Hyun-su</creatorcontrib><creatorcontrib>Choi, Jung-ho</creatorcontrib><creatorcontrib>Bae, Byung-moon</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kim, Yoon-sung</au><au>Yoon, Jun-ho</au><au>Kim, Yun-hee</au><au>Sim, Hyun-su</au><au>Choi, Jung-ho</au><au>Bae, Byung-moon</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHODS OF MANUFACTURING SEMICONDUCTOR CHIP</title><date>2020-02-20</date><risdate>2020</risdate><abstract>Methods of manufacturing a semiconductor chip are provided. The methods may include providing a semiconductor substrate including integrated circuit regions and a cut region. The cut region may be between the integrated circuit regions. The methods may also include forming a modified layer by emitting a laser beam into the semiconductor substrate along the cut region, polishing an inactive surface of the semiconductor substrate to propagate a crack from the modified layer, and separating the integrated circuit regions along the crack. The cut region may include a plurality of multilayer metal patterns on an active surface of the semiconductor substrate, which is opposite to the inactive surface of the semiconductor substrate. The plurality of multilayer metal patterns may form a pyramid structure when viewed in cross section.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2020058551A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title METHODS OF MANUFACTURING SEMICONDUCTOR CHIP
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T22%3A12%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kim,%20Yoon-sung&rft.date=2020-02-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020058551A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true