METHOD FOR MANUFACTURING MULTILAYER PRINTED CIRCUIT BOARD AND MULTILAYER PRINTED CIRCUIT BOARD

Provided is a method for manufacturing a multilayer printed circuit board includes: S1) preparing a first wiring substrate having a first insulating resin film having a first main surface and a second main surface opposite to the first main surface, a first circuit pattern formed on the first main s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TAKANO, Shoji, MATSUDA, Fumihiko
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TAKANO, Shoji
MATSUDA, Fumihiko
description Provided is a method for manufacturing a multilayer printed circuit board includes: S1) preparing a first wiring substrate having a first insulating resin film having a first main surface and a second main surface opposite to the first main surface, a first circuit pattern formed on the first main surface, and a first protective film releasably bonded to the second main surface; S2) partially removing the first protective film and the first insulating resin film to form a bottomed via hole having the first circuit pattern exposed on a bottom surface; S3) filling the bottomed via hole with a conductive paste; S4) disposing a second protective film on the first protective film to cover the bottomed via hole filled with the conductive paste; S5) removing an unnecessary portion of the first wiring substrate after the second protective film is disposed on the first protective film; S6) peeling off the first protective film and the second protective film from the first wiring substrate after the unnecessary portion is removed; S7) preparing a second wiring substrate having a second insulating resin film having a third main surface and a fourth main surface opposite to the third main surface, and a second circuit pattern formed on the third main surface; and S8) aligning and laminating the first wiring substrate after the first protective film and the second protective film are peeled off, on the second wiring substrate so that the second main surface and the third main surface face each other, a part of the second circuit pattern is exposed, and the conductive paste contacts the second circuit pattern.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020037443A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020037443A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020037443A13</originalsourceid><addsrcrecordid>eNrjZIjzdQ3x8HdRcPMPUvB19At1c3QOCQ3y9HNX8A31CfH0cYx0DVIIAAqEuLooOHsGOYd6hig4-TsGuSg4-rkQVMTDwJqWmFOcyguluRmU3VxDnD10Uwvy41OLCxKTU_NSS-JDg40MjAwMjM1NTIwdDY2JUwUAEwo0DA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR MANUFACTURING MULTILAYER PRINTED CIRCUIT BOARD AND MULTILAYER PRINTED CIRCUIT BOARD</title><source>esp@cenet</source><creator>TAKANO, Shoji ; MATSUDA, Fumihiko</creator><creatorcontrib>TAKANO, Shoji ; MATSUDA, Fumihiko</creatorcontrib><description>Provided is a method for manufacturing a multilayer printed circuit board includes: S1) preparing a first wiring substrate having a first insulating resin film having a first main surface and a second main surface opposite to the first main surface, a first circuit pattern formed on the first main surface, and a first protective film releasably bonded to the second main surface; S2) partially removing the first protective film and the first insulating resin film to form a bottomed via hole having the first circuit pattern exposed on a bottom surface; S3) filling the bottomed via hole with a conductive paste; S4) disposing a second protective film on the first protective film to cover the bottomed via hole filled with the conductive paste; S5) removing an unnecessary portion of the first wiring substrate after the second protective film is disposed on the first protective film; S6) peeling off the first protective film and the second protective film from the first wiring substrate after the unnecessary portion is removed; S7) preparing a second wiring substrate having a second insulating resin film having a third main surface and a fourth main surface opposite to the third main surface, and a second circuit pattern formed on the third main surface; and S8) aligning and laminating the first wiring substrate after the first protective film and the second protective film are peeled off, on the second wiring substrate so that the second main surface and the third main surface face each other, a part of the second circuit pattern is exposed, and the conductive paste contacts the second circuit pattern.</description><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PERFORMING OPERATIONS ; PRINTED CIRCUITS ; TRANSPORTING</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200130&amp;DB=EPODOC&amp;CC=US&amp;NR=2020037443A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200130&amp;DB=EPODOC&amp;CC=US&amp;NR=2020037443A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TAKANO, Shoji</creatorcontrib><creatorcontrib>MATSUDA, Fumihiko</creatorcontrib><title>METHOD FOR MANUFACTURING MULTILAYER PRINTED CIRCUIT BOARD AND MULTILAYER PRINTED CIRCUIT BOARD</title><description>Provided is a method for manufacturing a multilayer printed circuit board includes: S1) preparing a first wiring substrate having a first insulating resin film having a first main surface and a second main surface opposite to the first main surface, a first circuit pattern formed on the first main surface, and a first protective film releasably bonded to the second main surface; S2) partially removing the first protective film and the first insulating resin film to form a bottomed via hole having the first circuit pattern exposed on a bottom surface; S3) filling the bottomed via hole with a conductive paste; S4) disposing a second protective film on the first protective film to cover the bottomed via hole filled with the conductive paste; S5) removing an unnecessary portion of the first wiring substrate after the second protective film is disposed on the first protective film; S6) peeling off the first protective film and the second protective film from the first wiring substrate after the unnecessary portion is removed; S7) preparing a second wiring substrate having a second insulating resin film having a third main surface and a fourth main surface opposite to the third main surface, and a second circuit pattern formed on the third main surface; and S8) aligning and laminating the first wiring substrate after the first protective film and the second protective film are peeled off, on the second wiring substrate so that the second main surface and the third main surface face each other, a part of the second circuit pattern is exposed, and the conductive paste contacts the second circuit pattern.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PERFORMING OPERATIONS</subject><subject>PRINTED CIRCUITS</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZIjzdQ3x8HdRcPMPUvB19At1c3QOCQ3y9HNX8A31CfH0cYx0DVIIAAqEuLooOHsGOYd6hig4-TsGuSg4-rkQVMTDwJqWmFOcyguluRmU3VxDnD10Uwvy41OLCxKTU_NSS-JDg40MjAwMjM1NTIwdDY2JUwUAEwo0DA</recordid><startdate>20200130</startdate><enddate>20200130</enddate><creator>TAKANO, Shoji</creator><creator>MATSUDA, Fumihiko</creator><scope>EVB</scope></search><sort><creationdate>20200130</creationdate><title>METHOD FOR MANUFACTURING MULTILAYER PRINTED CIRCUIT BOARD AND MULTILAYER PRINTED CIRCUIT BOARD</title><author>TAKANO, Shoji ; MATSUDA, Fumihiko</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020037443A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PERFORMING OPERATIONS</topic><topic>PRINTED CIRCUITS</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>TAKANO, Shoji</creatorcontrib><creatorcontrib>MATSUDA, Fumihiko</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TAKANO, Shoji</au><au>MATSUDA, Fumihiko</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR MANUFACTURING MULTILAYER PRINTED CIRCUIT BOARD AND MULTILAYER PRINTED CIRCUIT BOARD</title><date>2020-01-30</date><risdate>2020</risdate><abstract>Provided is a method for manufacturing a multilayer printed circuit board includes: S1) preparing a first wiring substrate having a first insulating resin film having a first main surface and a second main surface opposite to the first main surface, a first circuit pattern formed on the first main surface, and a first protective film releasably bonded to the second main surface; S2) partially removing the first protective film and the first insulating resin film to form a bottomed via hole having the first circuit pattern exposed on a bottom surface; S3) filling the bottomed via hole with a conductive paste; S4) disposing a second protective film on the first protective film to cover the bottomed via hole filled with the conductive paste; S5) removing an unnecessary portion of the first wiring substrate after the second protective film is disposed on the first protective film; S6) peeling off the first protective film and the second protective film from the first wiring substrate after the unnecessary portion is removed; S7) preparing a second wiring substrate having a second insulating resin film having a third main surface and a fourth main surface opposite to the third main surface, and a second circuit pattern formed on the third main surface; and S8) aligning and laminating the first wiring substrate after the first protective film and the second protective film are peeled off, on the second wiring substrate so that the second main surface and the third main surface face each other, a part of the second circuit pattern is exposed, and the conductive paste contacts the second circuit pattern.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2020037443A1
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
LAYERED PRODUCTS
LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PERFORMING OPERATIONS
PRINTED CIRCUITS
TRANSPORTING
title METHOD FOR MANUFACTURING MULTILAYER PRINTED CIRCUIT BOARD AND MULTILAYER PRINTED CIRCUIT BOARD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T18%3A57%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TAKANO,%20Shoji&rft.date=2020-01-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020037443A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true