METHOD AND APPARATUS FOR PROCESSING STORAGE INSTRUCTIONS
A processor unit for processing storage instructions. The processor unit comprises a detection logic unit configured to identify at least two storage instructions for moving addressable words between registers of the processor unit and neighboring storage locations. The processor unit further compri...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Pflueger, Thomas Altevogt, Peter Lichtenau, Cedric |
description | A processor unit for processing storage instructions. The processor unit comprises a detection logic unit configured to identify at least two storage instructions for moving addressable words between registers of the processor unit and neighboring storage locations. The processor unit further comprises a combination unit configured to combine the identified instructions into a single combined instruction; and a data movement unit configured to move the words using the combined instruction. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020019407A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020019407A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020019407A13</originalsourceid><addsrcrecordid>eNrjZLDwdQ3x8HdRcPQD4oAAxyDHkNBgBTf_IIWAIH9n1-BgTz93heAQ_yBHd1cFT7_gkKBQ5xBPf79gHgbWtMSc4lReKM3NoOzmGuLsoZtakB-fWlyQmJyal1oSHxpsZGBkYGBoaWJg7mhoTJwqACeNKbg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD AND APPARATUS FOR PROCESSING STORAGE INSTRUCTIONS</title><source>esp@cenet</source><creator>Pflueger, Thomas ; Altevogt, Peter ; Lichtenau, Cedric</creator><creatorcontrib>Pflueger, Thomas ; Altevogt, Peter ; Lichtenau, Cedric</creatorcontrib><description>A processor unit for processing storage instructions. The processor unit comprises a detection logic unit configured to identify at least two storage instructions for moving addressable words between registers of the processor unit and neighboring storage locations. The processor unit further comprises a combination unit configured to combine the identified instructions into a single combined instruction; and a data movement unit configured to move the words using the combined instruction.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200116&DB=EPODOC&CC=US&NR=2020019407A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200116&DB=EPODOC&CC=US&NR=2020019407A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Pflueger, Thomas</creatorcontrib><creatorcontrib>Altevogt, Peter</creatorcontrib><creatorcontrib>Lichtenau, Cedric</creatorcontrib><title>METHOD AND APPARATUS FOR PROCESSING STORAGE INSTRUCTIONS</title><description>A processor unit for processing storage instructions. The processor unit comprises a detection logic unit configured to identify at least two storage instructions for moving addressable words between registers of the processor unit and neighboring storage locations. The processor unit further comprises a combination unit configured to combine the identified instructions into a single combined instruction; and a data movement unit configured to move the words using the combined instruction.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDwdQ3x8HdRcPQD4oAAxyDHkNBgBTf_IIWAIH9n1-BgTz93heAQ_yBHd1cFT7_gkKBQ5xBPf79gHgbWtMSc4lReKM3NoOzmGuLsoZtakB-fWlyQmJyal1oSHxpsZGBkYGBoaWJg7mhoTJwqACeNKbg</recordid><startdate>20200116</startdate><enddate>20200116</enddate><creator>Pflueger, Thomas</creator><creator>Altevogt, Peter</creator><creator>Lichtenau, Cedric</creator><scope>EVB</scope></search><sort><creationdate>20200116</creationdate><title>METHOD AND APPARATUS FOR PROCESSING STORAGE INSTRUCTIONS</title><author>Pflueger, Thomas ; Altevogt, Peter ; Lichtenau, Cedric</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020019407A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Pflueger, Thomas</creatorcontrib><creatorcontrib>Altevogt, Peter</creatorcontrib><creatorcontrib>Lichtenau, Cedric</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Pflueger, Thomas</au><au>Altevogt, Peter</au><au>Lichtenau, Cedric</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD AND APPARATUS FOR PROCESSING STORAGE INSTRUCTIONS</title><date>2020-01-16</date><risdate>2020</risdate><abstract>A processor unit for processing storage instructions. The processor unit comprises a detection logic unit configured to identify at least two storage instructions for moving addressable words between registers of the processor unit and neighboring storage locations. The processor unit further comprises a combination unit configured to combine the identified instructions into a single combined instruction; and a data movement unit configured to move the words using the combined instruction.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2020019407A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | METHOD AND APPARATUS FOR PROCESSING STORAGE INSTRUCTIONS |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-16T07%3A44%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Pflueger,%20Thomas&rft.date=2020-01-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020019407A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |