SEAL RING BONDING STRUCTURES

The present disclosure relates to semiconductor structures and, more particularly, to seal ring structures with channels and methods of manufacture. The structure includes: a first wafer having a channel formed within a passivation layer; a second wafer having a protuberance which is insertable into...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LOW, Lieneng, NG, Wan Tak, CHONG, Wai Mun, LIM, Teck Wee Christopher
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LOW, Lieneng
NG, Wan Tak
CHONG, Wai Mun
LIM, Teck Wee Christopher
description The present disclosure relates to semiconductor structures and, more particularly, to seal ring structures with channels and methods of manufacture. The structure includes: a first wafer having a channel formed within a passivation layer; a second wafer having a protuberance which is insertable into the channel and which is bonded to the first wafer with eutectic bonding materials; and a plurality of stoppers or tabs extending within the channel and which provides a gap that has a dimension smaller than a gap formed in other portions of the channel.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019378798A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019378798A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019378798A13</originalsourceid><addsrcrecordid>eNrjZJAJdnX0UQjy9HNXcPL3cwHRwSFBoc4hoUGuwTwMrGmJOcWpvFCam0HZzTXE2UM3tSA_PrW4IDE5NS-1JD402MjA0NLY3MLc0sLR0Jg4VQD_ESH9</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEAL RING BONDING STRUCTURES</title><source>esp@cenet</source><creator>LOW, Lieneng ; NG, Wan Tak ; CHONG, Wai Mun ; LIM, Teck Wee Christopher</creator><creatorcontrib>LOW, Lieneng ; NG, Wan Tak ; CHONG, Wai Mun ; LIM, Teck Wee Christopher</creatorcontrib><description>The present disclosure relates to semiconductor structures and, more particularly, to seal ring structures with channels and methods of manufacture. The structure includes: a first wafer having a channel formed within a passivation layer; a second wafer having a protuberance which is insertable into the channel and which is bonded to the first wafer with eutectic bonding materials; and a plurality of stoppers or tabs extending within the channel and which provides a gap that has a dimension smaller than a gap formed in other portions of the channel.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICALDEVICES ; MICROSTRUCTURAL TECHNOLOGY ; PERFORMING OPERATIONS ; SEMICONDUCTOR DEVICES ; TRANSPORTING</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191212&amp;DB=EPODOC&amp;CC=US&amp;NR=2019378798A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191212&amp;DB=EPODOC&amp;CC=US&amp;NR=2019378798A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LOW, Lieneng</creatorcontrib><creatorcontrib>NG, Wan Tak</creatorcontrib><creatorcontrib>CHONG, Wai Mun</creatorcontrib><creatorcontrib>LIM, Teck Wee Christopher</creatorcontrib><title>SEAL RING BONDING STRUCTURES</title><description>The present disclosure relates to semiconductor structures and, more particularly, to seal ring structures with channels and methods of manufacture. The structure includes: a first wafer having a channel formed within a passivation layer; a second wafer having a protuberance which is insertable into the channel and which is bonded to the first wafer with eutectic bonding materials; and a plurality of stoppers or tabs extending within the channel and which provides a gap that has a dimension smaller than a gap formed in other portions of the channel.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICALDEVICES</subject><subject>MICROSTRUCTURAL TECHNOLOGY</subject><subject>PERFORMING OPERATIONS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAJdnX0UQjy9HNXcPL3cwHRwSFBoc4hoUGuwTwMrGmJOcWpvFCam0HZzTXE2UM3tSA_PrW4IDE5NS-1JD402MjA0NLY3MLc0sLR0Jg4VQD_ESH9</recordid><startdate>20191212</startdate><enddate>20191212</enddate><creator>LOW, Lieneng</creator><creator>NG, Wan Tak</creator><creator>CHONG, Wai Mun</creator><creator>LIM, Teck Wee Christopher</creator><scope>EVB</scope></search><sort><creationdate>20191212</creationdate><title>SEAL RING BONDING STRUCTURES</title><author>LOW, Lieneng ; NG, Wan Tak ; CHONG, Wai Mun ; LIM, Teck Wee Christopher</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019378798A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICALDEVICES</topic><topic>MICROSTRUCTURAL TECHNOLOGY</topic><topic>PERFORMING OPERATIONS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>LOW, Lieneng</creatorcontrib><creatorcontrib>NG, Wan Tak</creatorcontrib><creatorcontrib>CHONG, Wai Mun</creatorcontrib><creatorcontrib>LIM, Teck Wee Christopher</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LOW, Lieneng</au><au>NG, Wan Tak</au><au>CHONG, Wai Mun</au><au>LIM, Teck Wee Christopher</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEAL RING BONDING STRUCTURES</title><date>2019-12-12</date><risdate>2019</risdate><abstract>The present disclosure relates to semiconductor structures and, more particularly, to seal ring structures with channels and methods of manufacture. The structure includes: a first wafer having a channel formed within a passivation layer; a second wafer having a protuberance which is insertable into the channel and which is bonded to the first wafer with eutectic bonding materials; and a plurality of stoppers or tabs extending within the channel and which provides a gap that has a dimension smaller than a gap formed in other portions of the channel.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2019378798A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICALDEVICES
MICROSTRUCTURAL TECHNOLOGY
PERFORMING OPERATIONS
SEMICONDUCTOR DEVICES
TRANSPORTING
title SEAL RING BONDING STRUCTURES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T21%3A01%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LOW,%20Lieneng&rft.date=2019-12-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019378798A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true