CIRCUITRY FOR TRACKING BIAS VOLTAGE BEHAVIOR

CIRCUITRY FOR TRACKING BIAS VOLTAGE BEHAVIOR

Various implementations described herein refer to an integrated circuit having dummy wordline driver circuitry coupled to a dummy wordline and dummy bitline pulldown circuitry coupled between a dummy bitline and the dummy wordline. The integrated circuit may include dummy wordline tracking circuitry...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Challa, Rajesh Reddy, Mathur, Rahul, Narvekar, Gaurang Prabhakar
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Challa, Rajesh Reddy
Mathur, Rahul
Narvekar, Gaurang Prabhakar
description Various implementations described herein refer to an integrated circuit having dummy wordline driver circuitry coupled to a dummy wordline and dummy bitline pulldown circuitry coupled between a dummy bitline and the dummy wordline. The integrated circuit may include dummy wordline tracking circuitry coupled to the dummy wordline between the dummy wordline driver circuitry and the dummy bitline pulldown circuitry. The dummy wordline tracking circuitry may have one or more variable capacitors that are coupled between the dummy wordline and a variable voltage source.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019378550A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019378550A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019378550A13</originalsourceid><addsrcrecordid>eNrjZNBx9gxyDvUMCYpUcPMPUggJcnT29vRzV3DydAxWCPP3CXF0d1VwcvVwDPP0D-JhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhpbG5hampgaOhsbEqQIAMgUmMA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CIRCUITRY FOR TRACKING BIAS VOLTAGE BEHAVIOR</title><source>esp@cenet</source><creator>Challa, Rajesh Reddy ; Mathur, Rahul ; Narvekar, Gaurang Prabhakar</creator><creatorcontrib>Challa, Rajesh Reddy ; Mathur, Rahul ; Narvekar, Gaurang Prabhakar</creatorcontrib><description>Various implementations described herein refer to an integrated circuit having dummy wordline driver circuitry coupled to a dummy wordline and dummy bitline pulldown circuitry coupled between a dummy bitline and the dummy wordline. The integrated circuit may include dummy wordline tracking circuitry coupled to the dummy wordline between the dummy wordline driver circuitry and the dummy bitline pulldown circuitry. The dummy wordline tracking circuitry may have one or more variable capacitors that are coupled between the dummy wordline and a variable voltage source.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191212&amp;DB=EPODOC&amp;CC=US&amp;NR=2019378550A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191212&amp;DB=EPODOC&amp;CC=US&amp;NR=2019378550A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Challa, Rajesh Reddy</creatorcontrib><creatorcontrib>Mathur, Rahul</creatorcontrib><creatorcontrib>Narvekar, Gaurang Prabhakar</creatorcontrib><title>CIRCUITRY FOR TRACKING BIAS VOLTAGE BEHAVIOR</title><description>Various implementations described herein refer to an integrated circuit having dummy wordline driver circuitry coupled to a dummy wordline and dummy bitline pulldown circuitry coupled between a dummy bitline and the dummy wordline. The integrated circuit may include dummy wordline tracking circuitry coupled to the dummy wordline between the dummy wordline driver circuitry and the dummy bitline pulldown circuitry. The dummy wordline tracking circuitry may have one or more variable capacitors that are coupled between the dummy wordline and a variable voltage source.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBx9gxyDvUMCYpUcPMPUggJcnT29vRzV3DydAxWCPP3CXF0d1VwcvVwDPP0D-JhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhpbG5hampgaOhsbEqQIAMgUmMA</recordid><startdate>20191212</startdate><enddate>20191212</enddate><creator>Challa, Rajesh Reddy</creator><creator>Mathur, Rahul</creator><creator>Narvekar, Gaurang Prabhakar</creator><scope>EVB</scope></search><sort><creationdate>20191212</creationdate><title>CIRCUITRY FOR TRACKING BIAS VOLTAGE BEHAVIOR</title><author>Challa, Rajesh Reddy ; Mathur, Rahul ; Narvekar, Gaurang Prabhakar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019378550A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Challa, Rajesh Reddy</creatorcontrib><creatorcontrib>Mathur, Rahul</creatorcontrib><creatorcontrib>Narvekar, Gaurang Prabhakar</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Challa, Rajesh Reddy</au><au>Mathur, Rahul</au><au>Narvekar, Gaurang Prabhakar</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CIRCUITRY FOR TRACKING BIAS VOLTAGE BEHAVIOR</title><date>2019-12-12</date><risdate>2019</risdate><abstract>Various implementations described herein refer to an integrated circuit having dummy wordline driver circuitry coupled to a dummy wordline and dummy bitline pulldown circuitry coupled between a dummy bitline and the dummy wordline. The integrated circuit may include dummy wordline tracking circuitry coupled to the dummy wordline between the dummy wordline driver circuitry and the dummy bitline pulldown circuitry. The dummy wordline tracking circuitry may have one or more variable capacitors that are coupled between the dummy wordline and a variable voltage source.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2019378550A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title CIRCUITRY FOR TRACKING BIAS VOLTAGE BEHAVIOR
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T06%3A19%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Challa,%20Rajesh%20Reddy&rft.date=2019-12-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019378550A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true