MODIFIED DESIGN DEBUGGING USING DIFFERENTIAL TRACE BACK

MODIFIED DESIGN DEBUGGING USING DIFFERENTIAL TRACE BACK

A computer-implemented method, computerized apparatus and computer program product for modified design debugging using differential trace back. An indication of an interface signal in a time unit in an execution resulting in a value miscompare between a design and a modification thereof is obtained....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Naor, Eyal, Koyfman, Shlomit, BARAK, EREZ, Yifrach, Osher, Nevo, Ziv
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Naor, Eyal
Koyfman, Shlomit
BARAK, EREZ
Yifrach, Osher
Nevo, Ziv
description A computer-implemented method, computerized apparatus and computer program product for modified design debugging using differential trace back. An indication of an interface signal in a time unit in an execution resulting in a value miscompare between a design and a modification thereof is obtained. For each of the design and the modification, a data record detailing each signal value in each time unit, and a structure description detailing all components and interconnections thereamong, are obtained. A suspect root cause of the value miscompare is traced back from the interface signal in the time unit, the tracing back comprising comparing values in the data records of candidate signals selected based on the data records and the structure descriptions.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019332741A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019332741A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019332741A13</originalsourceid><addsrcrecordid>eNrjZDD39XfxdPN0dVFwcQ32dPcDUk6h7u6efu4KocEgEijr5hrk6hfi6eijEBLk6Oyq4OTo7M3DwJqWmFOcyguluRmU3VxDnD10Uwvy41OLCxKTU_NSS-JDg40MDC2NjY3MTQwdDY2JUwUAuBsozA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MODIFIED DESIGN DEBUGGING USING DIFFERENTIAL TRACE BACK</title><source>esp@cenet</source><creator>Naor, Eyal ; Koyfman, Shlomit ; BARAK, EREZ ; Yifrach, Osher ; Nevo, Ziv</creator><creatorcontrib>Naor, Eyal ; Koyfman, Shlomit ; BARAK, EREZ ; Yifrach, Osher ; Nevo, Ziv</creatorcontrib><description>A computer-implemented method, computerized apparatus and computer program product for modified design debugging using differential trace back. An indication of an interface signal in a time unit in an execution resulting in a value miscompare between a design and a modification thereof is obtained. For each of the design and the modification, a data record detailing each signal value in each time unit, and a structure description detailing all components and interconnections thereamong, are obtained. A suspect root cause of the value miscompare is traced back from the interface signal in the time unit, the tracing back comprising comparing values in the data records of candidate signals selected based on the data records and the structure descriptions.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191031&amp;DB=EPODOC&amp;CC=US&amp;NR=2019332741A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20191031&amp;DB=EPODOC&amp;CC=US&amp;NR=2019332741A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Naor, Eyal</creatorcontrib><creatorcontrib>Koyfman, Shlomit</creatorcontrib><creatorcontrib>BARAK, EREZ</creatorcontrib><creatorcontrib>Yifrach, Osher</creatorcontrib><creatorcontrib>Nevo, Ziv</creatorcontrib><title>MODIFIED DESIGN DEBUGGING USING DIFFERENTIAL TRACE BACK</title><description>A computer-implemented method, computerized apparatus and computer program product for modified design debugging using differential trace back. An indication of an interface signal in a time unit in an execution resulting in a value miscompare between a design and a modification thereof is obtained. For each of the design and the modification, a data record detailing each signal value in each time unit, and a structure description detailing all components and interconnections thereamong, are obtained. A suspect root cause of the value miscompare is traced back from the interface signal in the time unit, the tracing back comprising comparing values in the data records of candidate signals selected based on the data records and the structure descriptions.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD39XfxdPN0dVFwcQ32dPcDUk6h7u6efu4KocEgEijr5hrk6hfi6eijEBLk6Oyq4OTo7M3DwJqWmFOcyguluRmU3VxDnD10Uwvy41OLCxKTU_NSS-JDg40MDC2NjY3MTQwdDY2JUwUAuBsozA</recordid><startdate>20191031</startdate><enddate>20191031</enddate><creator>Naor, Eyal</creator><creator>Koyfman, Shlomit</creator><creator>BARAK, EREZ</creator><creator>Yifrach, Osher</creator><creator>Nevo, Ziv</creator><scope>EVB</scope></search><sort><creationdate>20191031</creationdate><title>MODIFIED DESIGN DEBUGGING USING DIFFERENTIAL TRACE BACK</title><author>Naor, Eyal ; Koyfman, Shlomit ; BARAK, EREZ ; Yifrach, Osher ; Nevo, Ziv</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019332741A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Naor, Eyal</creatorcontrib><creatorcontrib>Koyfman, Shlomit</creatorcontrib><creatorcontrib>BARAK, EREZ</creatorcontrib><creatorcontrib>Yifrach, Osher</creatorcontrib><creatorcontrib>Nevo, Ziv</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Naor, Eyal</au><au>Koyfman, Shlomit</au><au>BARAK, EREZ</au><au>Yifrach, Osher</au><au>Nevo, Ziv</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MODIFIED DESIGN DEBUGGING USING DIFFERENTIAL TRACE BACK</title><date>2019-10-31</date><risdate>2019</risdate><abstract>A computer-implemented method, computerized apparatus and computer program product for modified design debugging using differential trace back. An indication of an interface signal in a time unit in an execution resulting in a value miscompare between a design and a modification thereof is obtained. For each of the design and the modification, a data record detailing each signal value in each time unit, and a structure description detailing all components and interconnections thereamong, are obtained. A suspect root cause of the value miscompare is traced back from the interface signal in the time unit, the tracing back comprising comparing values in the data records of candidate signals selected based on the data records and the structure descriptions.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2019332741A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title MODIFIED DESIGN DEBUGGING USING DIFFERENTIAL TRACE BACK
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T02%3A42%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Naor,%20Eyal&rft.date=2019-10-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019332741A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true