SEMICONDUCTOR PACKAGE STRUCTURE

A semiconductor package structure is disclosed. The package structure includes a first substrate, a second substrate on which the first substrate is disposed, and a semiconductor chip which is disposed on the first substrate. The two substrates can include two notches or two solder receiving portion...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lo, Wen-Chueh, Yang, Hao-Yu, Liang, Chun-Chih, Cherng, Ding-Hwa, Kang, Chieh-Yu, Lu, Kuang-Mao, Pan, Han-Chang, Ho, Chih-Ming
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lo, Wen-Chueh
Yang, Hao-Yu
Liang, Chun-Chih
Cherng, Ding-Hwa
Kang, Chieh-Yu
Lu, Kuang-Mao
Pan, Han-Chang
Ho, Chih-Ming
description A semiconductor package structure is disclosed. The package structure includes a first substrate, a second substrate on which the first substrate is disposed, and a semiconductor chip which is disposed on the first substrate. The two substrates can include two notches or two solder receiving portions. Therefore, when the package structure is disposed on the printed circuit board (PCB), the package structure will protrude less on the surface of the printed circuit board (PCB); or, the solders on the printed circuit board (PCB) will not be shifted by the package structure.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019259924A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019259924A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019259924A13</originalsourceid><addsrcrecordid>eNrjZJAPdvX1dPb3cwl1DvEPUghwdPZ2dHdVCA4JAgqEBrnyMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjA0NLI1NLSyMTR0Nj4lQBAHq_Iuw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR PACKAGE STRUCTURE</title><source>esp@cenet</source><creator>Lo, Wen-Chueh ; Yang, Hao-Yu ; Liang, Chun-Chih ; Cherng, Ding-Hwa ; Kang, Chieh-Yu ; Lu, Kuang-Mao ; Pan, Han-Chang ; Ho, Chih-Ming</creator><creatorcontrib>Lo, Wen-Chueh ; Yang, Hao-Yu ; Liang, Chun-Chih ; Cherng, Ding-Hwa ; Kang, Chieh-Yu ; Lu, Kuang-Mao ; Pan, Han-Chang ; Ho, Chih-Ming</creatorcontrib><description>A semiconductor package structure is disclosed. The package structure includes a first substrate, a second substrate on which the first substrate is disposed, and a semiconductor chip which is disposed on the first substrate. The two substrates can include two notches or two solder receiving portions. Therefore, when the package structure is disposed on the printed circuit board (PCB), the package structure will protrude less on the surface of the printed circuit board (PCB); or, the solders on the printed circuit board (PCB) will not be shifted by the package structure.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; DEVICES USING STIMULATED EMISSION ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190822&amp;DB=EPODOC&amp;CC=US&amp;NR=2019259924A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190822&amp;DB=EPODOC&amp;CC=US&amp;NR=2019259924A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lo, Wen-Chueh</creatorcontrib><creatorcontrib>Yang, Hao-Yu</creatorcontrib><creatorcontrib>Liang, Chun-Chih</creatorcontrib><creatorcontrib>Cherng, Ding-Hwa</creatorcontrib><creatorcontrib>Kang, Chieh-Yu</creatorcontrib><creatorcontrib>Lu, Kuang-Mao</creatorcontrib><creatorcontrib>Pan, Han-Chang</creatorcontrib><creatorcontrib>Ho, Chih-Ming</creatorcontrib><title>SEMICONDUCTOR PACKAGE STRUCTURE</title><description>A semiconductor package structure is disclosed. The package structure includes a first substrate, a second substrate on which the first substrate is disposed, and a semiconductor chip which is disposed on the first substrate. The two substrates can include two notches or two solder receiving portions. Therefore, when the package structure is disposed on the printed circuit board (PCB), the package structure will protrude less on the surface of the printed circuit board (PCB); or, the solders on the printed circuit board (PCB) will not be shifted by the package structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>DEVICES USING STIMULATED EMISSION</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAPdvX1dPb3cwl1DvEPUghwdPZ2dHdVCA4JAgqEBrnyMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjA0NLI1NLSyMTR0Nj4lQBAHq_Iuw</recordid><startdate>20190822</startdate><enddate>20190822</enddate><creator>Lo, Wen-Chueh</creator><creator>Yang, Hao-Yu</creator><creator>Liang, Chun-Chih</creator><creator>Cherng, Ding-Hwa</creator><creator>Kang, Chieh-Yu</creator><creator>Lu, Kuang-Mao</creator><creator>Pan, Han-Chang</creator><creator>Ho, Chih-Ming</creator><scope>EVB</scope></search><sort><creationdate>20190822</creationdate><title>SEMICONDUCTOR PACKAGE STRUCTURE</title><author>Lo, Wen-Chueh ; Yang, Hao-Yu ; Liang, Chun-Chih ; Cherng, Ding-Hwa ; Kang, Chieh-Yu ; Lu, Kuang-Mao ; Pan, Han-Chang ; Ho, Chih-Ming</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019259924A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>DEVICES USING STIMULATED EMISSION</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Lo, Wen-Chueh</creatorcontrib><creatorcontrib>Yang, Hao-Yu</creatorcontrib><creatorcontrib>Liang, Chun-Chih</creatorcontrib><creatorcontrib>Cherng, Ding-Hwa</creatorcontrib><creatorcontrib>Kang, Chieh-Yu</creatorcontrib><creatorcontrib>Lu, Kuang-Mao</creatorcontrib><creatorcontrib>Pan, Han-Chang</creatorcontrib><creatorcontrib>Ho, Chih-Ming</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lo, Wen-Chueh</au><au>Yang, Hao-Yu</au><au>Liang, Chun-Chih</au><au>Cherng, Ding-Hwa</au><au>Kang, Chieh-Yu</au><au>Lu, Kuang-Mao</au><au>Pan, Han-Chang</au><au>Ho, Chih-Ming</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR PACKAGE STRUCTURE</title><date>2019-08-22</date><risdate>2019</risdate><abstract>A semiconductor package structure is disclosed. The package structure includes a first substrate, a second substrate on which the first substrate is disposed, and a semiconductor chip which is disposed on the first substrate. The two substrates can include two notches or two solder receiving portions. Therefore, when the package structure is disposed on the printed circuit board (PCB), the package structure will protrude less on the surface of the printed circuit board (PCB); or, the solders on the printed circuit board (PCB) will not be shifted by the package structure.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2019259924A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
DEVICES USING STIMULATED EMISSION
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR PACKAGE STRUCTURE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T11%3A59%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lo,%20Wen-Chueh&rft.date=2019-08-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019259924A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true