INSERTION LOSS REDUCTION AND INCREASED BONDING IN A CIRCUIT APPARATUS
A circuit apparatus includes a first circuit feature upon a first insulator and a second circuit feature upon the first insulator. The first circuit feature includes a planarized surface and the second circuit feature includes an irregular surface. The first circuit feature and the second circuit fe...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Splittstoesser, Kevin A Krabbenhoft, Roger S Carlson, Brian L Dangler, John R |
| description | A circuit apparatus includes a first circuit feature upon a first insulator and a second circuit feature upon the first insulator. The first circuit feature includes a planarized surface and the second circuit feature includes an irregular surface. The first circuit feature and the second circuit feature may be formed from patterning a conductive sheet that is upon the first insulator. The conductive sheet includes an irregular surface and a planarized surface. Conductive sheet roughness is minimized in first regions thereof and is maintained in second regions thereof. Selectively planarizing portions of the conductive sheet allows for the utilization of lower cost rougher conductive sheets. The planarized surface allows for increased signal integrity and reduced insertion loss and the irregular surface allows for increased adhesion and enhancing reliability of the circuit apparatus. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019254172A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019254172A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019254172A13</originalsourceid><addsrcrecordid>eNrjZHD19At2DQrx9PdT8PEPDlYIcnUJdQZzHf1cFDz9nINcHYNdXRSc_P1cPP3cgSIKjgrOnkHOoZ4hCo4BAY5BjiGhwTwMrGmJOcWpvFCam0HZzTXE2UM3tSA_PrW4IDE5NS-1JD402MjA0NLI1MTQ3MjR0Jg4VQAwdSzp</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INSERTION LOSS REDUCTION AND INCREASED BONDING IN A CIRCUIT APPARATUS</title><source>esp@cenet</source><creator>Splittstoesser, Kevin A ; Krabbenhoft, Roger S ; Carlson, Brian L ; Dangler, John R</creator><creatorcontrib>Splittstoesser, Kevin A ; Krabbenhoft, Roger S ; Carlson, Brian L ; Dangler, John R</creatorcontrib><description>A circuit apparatus includes a first circuit feature upon a first insulator and a second circuit feature upon the first insulator. The first circuit feature includes a planarized surface and the second circuit feature includes an irregular surface. The first circuit feature and the second circuit feature may be formed from patterning a conductive sheet that is upon the first insulator. The conductive sheet includes an irregular surface and a planarized surface. Conductive sheet roughness is minimized in first regions thereof and is maintained in second regions thereof. Selectively planarizing portions of the conductive sheet allows for the utilization of lower cost rougher conductive sheets. The planarized surface allows for increased signal integrity and reduced insertion loss and the irregular surface allows for increased adhesion and enhancing reliability of the circuit apparatus.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE ; WAVEGUIDES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190815&DB=EPODOC&CC=US&NR=2019254172A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190815&DB=EPODOC&CC=US&NR=2019254172A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Splittstoesser, Kevin A</creatorcontrib><creatorcontrib>Krabbenhoft, Roger S</creatorcontrib><creatorcontrib>Carlson, Brian L</creatorcontrib><creatorcontrib>Dangler, John R</creatorcontrib><title>INSERTION LOSS REDUCTION AND INCREASED BONDING IN A CIRCUIT APPARATUS</title><description>A circuit apparatus includes a first circuit feature upon a first insulator and a second circuit feature upon the first insulator. The first circuit feature includes a planarized surface and the second circuit feature includes an irregular surface. The first circuit feature and the second circuit feature may be formed from patterning a conductive sheet that is upon the first insulator. The conductive sheet includes an irregular surface and a planarized surface. Conductive sheet roughness is minimized in first regions thereof and is maintained in second regions thereof. Selectively planarizing portions of the conductive sheet allows for the utilization of lower cost rougher conductive sheets. The planarized surface allows for increased signal integrity and reduced insertion loss and the irregular surface allows for increased adhesion and enhancing reliability of the circuit apparatus.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE</subject><subject>WAVEGUIDES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD19At2DQrx9PdT8PEPDlYIcnUJdQZzHf1cFDz9nINcHYNdXRSc_P1cPP3cgSIKjgrOnkHOoZ4hCo4BAY5BjiGhwTwMrGmJOcWpvFCam0HZzTXE2UM3tSA_PrW4IDE5NS-1JD402MjA0NLI1MTQ3MjR0Jg4VQAwdSzp</recordid><startdate>20190815</startdate><enddate>20190815</enddate><creator>Splittstoesser, Kevin A</creator><creator>Krabbenhoft, Roger S</creator><creator>Carlson, Brian L</creator><creator>Dangler, John R</creator><scope>EVB</scope></search><sort><creationdate>20190815</creationdate><title>INSERTION LOSS REDUCTION AND INCREASED BONDING IN A CIRCUIT APPARATUS</title><author>Splittstoesser, Kevin A ; Krabbenhoft, Roger S ; Carlson, Brian L ; Dangler, John R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019254172A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE</topic><topic>WAVEGUIDES</topic><toplevel>online_resources</toplevel><creatorcontrib>Splittstoesser, Kevin A</creatorcontrib><creatorcontrib>Krabbenhoft, Roger S</creatorcontrib><creatorcontrib>Carlson, Brian L</creatorcontrib><creatorcontrib>Dangler, John R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Splittstoesser, Kevin A</au><au>Krabbenhoft, Roger S</au><au>Carlson, Brian L</au><au>Dangler, John R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INSERTION LOSS REDUCTION AND INCREASED BONDING IN A CIRCUIT APPARATUS</title><date>2019-08-15</date><risdate>2019</risdate><abstract>A circuit apparatus includes a first circuit feature upon a first insulator and a second circuit feature upon the first insulator. The first circuit feature includes a planarized surface and the second circuit feature includes an irregular surface. The first circuit feature and the second circuit feature may be formed from patterning a conductive sheet that is upon the first insulator. The conductive sheet includes an irregular surface and a planarized surface. Conductive sheet roughness is minimized in first regions thereof and is maintained in second regions thereof. Selectively planarizing portions of the conductive sheet allows for the utilization of lower cost rougher conductive sheets. The planarized surface allows for increased signal integrity and reduced insertion loss and the irregular surface allows for increased adhesion and enhancing reliability of the circuit apparatus.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2019254172A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE WAVEGUIDES |
| title | INSERTION LOSS REDUCTION AND INCREASED BONDING IN A CIRCUIT APPARATUS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T17%3A55%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Splittstoesser,%20Kevin%20A&rft.date=2019-08-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019254172A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |