MEMORY DEVICES AND MEMORY PACKAGES

MEMORY DEVICES AND MEMORY PACKAGES

A memory device includes a plurality of receivers that each include a first input terminal coupled to one pin of a plurality of input/output pins. The memory devices further includes a transmitter having an output terminal coupled to the first input terminals of the plurality of receivers. The memor...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM, Wang Soo, SUNG, Yoo Chang, LEE, Jun Ha, JEON, Ju Ho, CHOI, Jung Hwan, HEO, Jin Seok
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM, Wang Soo
SUNG, Yoo Chang
LEE, Jun Ha
JEON, Ju Ho
CHOI, Jung Hwan
HEO, Jin Seok
description A memory device includes a plurality of receivers that each include a first input terminal coupled to one pin of a plurality of input/output pins. The memory devices further includes a transmitter having an output terminal coupled to the first input terminals of the plurality of receivers. The memory device further includes a control circuit configured to control the transmitter to output a particular test signal. The plurality of receivers are each configured to generate output data based on receiving the particular test signal from the transmitter. The control circuit is further configured to adjust the plurality of receivers based on the output data generated by the plurality of receivers and received at the control circuit from the plurality of receivers.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019228832A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019228832A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019228832A13</originalsourceid><addsrcrecordid>eNrjZFDydfX1D4pUcHEN83R2DVZw9HNRgAoFODp7O7q7BvMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDQ0sjIwsLYyNHQ2PiVAEAt8AjTg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY DEVICES AND MEMORY PACKAGES</title><source>esp@cenet</source><creator>KIM, Wang Soo ; SUNG, Yoo Chang ; LEE, Jun Ha ; JEON, Ju Ho ; CHOI, Jung Hwan ; HEO, Jin Seok</creator><creatorcontrib>KIM, Wang Soo ; SUNG, Yoo Chang ; LEE, Jun Ha ; JEON, Ju Ho ; CHOI, Jung Hwan ; HEO, Jin Seok</creatorcontrib><description>A memory device includes a plurality of receivers that each include a first input terminal coupled to one pin of a plurality of input/output pins. The memory devices further includes a transmitter having an output terminal coupled to the first input terminals of the plurality of receivers. The memory device further includes a control circuit configured to control the transmitter to output a particular test signal. The plurality of receivers are each configured to generate output data based on receiving the particular test signal from the transmitter. The control circuit is further configured to adjust the plurality of receivers based on the output data generated by the plurality of receivers and received at the control circuit from the plurality of receivers.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190725&amp;DB=EPODOC&amp;CC=US&amp;NR=2019228832A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190725&amp;DB=EPODOC&amp;CC=US&amp;NR=2019228832A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM, Wang Soo</creatorcontrib><creatorcontrib>SUNG, Yoo Chang</creatorcontrib><creatorcontrib>LEE, Jun Ha</creatorcontrib><creatorcontrib>JEON, Ju Ho</creatorcontrib><creatorcontrib>CHOI, Jung Hwan</creatorcontrib><creatorcontrib>HEO, Jin Seok</creatorcontrib><title>MEMORY DEVICES AND MEMORY PACKAGES</title><description>A memory device includes a plurality of receivers that each include a first input terminal coupled to one pin of a plurality of input/output pins. The memory devices further includes a transmitter having an output terminal coupled to the first input terminals of the plurality of receivers. The memory device further includes a control circuit configured to control the transmitter to output a particular test signal. The plurality of receivers are each configured to generate output data based on receiving the particular test signal from the transmitter. The control circuit is further configured to adjust the plurality of receivers based on the output data generated by the plurality of receivers and received at the control circuit from the plurality of receivers.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDydfX1D4pUcHEN83R2DVZw9HNRgAoFODp7O7q7BvMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDQ0sjIwsLYyNHQ2PiVAEAt8AjTg</recordid><startdate>20190725</startdate><enddate>20190725</enddate><creator>KIM, Wang Soo</creator><creator>SUNG, Yoo Chang</creator><creator>LEE, Jun Ha</creator><creator>JEON, Ju Ho</creator><creator>CHOI, Jung Hwan</creator><creator>HEO, Jin Seok</creator><scope>EVB</scope></search><sort><creationdate>20190725</creationdate><title>MEMORY DEVICES AND MEMORY PACKAGES</title><author>KIM, Wang Soo ; SUNG, Yoo Chang ; LEE, Jun Ha ; JEON, Ju Ho ; CHOI, Jung Hwan ; HEO, Jin Seok</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019228832A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM, Wang Soo</creatorcontrib><creatorcontrib>SUNG, Yoo Chang</creatorcontrib><creatorcontrib>LEE, Jun Ha</creatorcontrib><creatorcontrib>JEON, Ju Ho</creatorcontrib><creatorcontrib>CHOI, Jung Hwan</creatorcontrib><creatorcontrib>HEO, Jin Seok</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, Wang Soo</au><au>SUNG, Yoo Chang</au><au>LEE, Jun Ha</au><au>JEON, Ju Ho</au><au>CHOI, Jung Hwan</au><au>HEO, Jin Seok</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY DEVICES AND MEMORY PACKAGES</title><date>2019-07-25</date><risdate>2019</risdate><abstract>A memory device includes a plurality of receivers that each include a first input terminal coupled to one pin of a plurality of input/output pins. The memory devices further includes a transmitter having an output terminal coupled to the first input terminals of the plurality of receivers. The memory device further includes a control circuit configured to control the transmitter to output a particular test signal. The plurality of receivers are each configured to generate output data based on receiving the particular test signal from the transmitter. The control circuit is further configured to adjust the plurality of receivers based on the output data generated by the plurality of receivers and received at the control circuit from the plurality of receivers.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2019228832A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title MEMORY DEVICES AND MEMORY PACKAGES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T01%3A37%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM,%20Wang%20Soo&rft.date=2019-07-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019228832A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true