FDSOI SEMICONDUCTOR DEVICE WITH CONTACT ENHANCEMENT LAYER AND METHOD OF MANUFACTURING

A method of forming contacts includes forming a plurality of transistor devices separated by shallow trench insulator regions, the transistor devices each comprising a semiconductor substrate, a buried insulator layer on the semiconductor bulk substrate, a semiconductor layer on the buried insulator...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Carter, Rick, Kluth, George Jonathan, Mittal, Anurag, Chauhan, Vikrant, Baars, Peter, Pritchard, David, Rashed, Mahbub
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Carter, Rick
Kluth, George Jonathan
Mittal, Anurag
Chauhan, Vikrant
Baars, Peter
Pritchard, David
Rashed, Mahbub
description A method of forming contacts includes forming a plurality of transistor devices separated by shallow trench insulator regions, the transistor devices each comprising a semiconductor substrate, a buried insulator layer on the semiconductor bulk substrate, a semiconductor layer on the buried insulator layer, a high-k metal gate stack on the semiconductor layer and a gate electrode above the high-k metal gate stack, raised source/drain regions on the semiconductor layer, and a silicide contact layer above the raised source/drain regions and the gate electrode, providing an interlayer dielectric stack on the silicide contact layer and planarizing the interlayer dielectric stack, patterning a plurality of contacts through the interlayer dielectric stack onto the raised source/drain regions, and, for at least some of the contacts, patterning laterally extended contact regions above the contacts, the laterally extended contact regions extending over shallow trench insulator regions neighboring the corresponding raised source/drain regions.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019148245A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019148245A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019148245A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQgOEsDqK-w4GzYGoFHUNyMQFzgeSiOJUicRIt1PfHDj6A0w8_31wUa3L0kDF4HckUzTGBwYvXCFfPDqbLSjMgOUUaAxLDWd0wgSIDAdlFA9FCUFTsBEvydFqK2aN_jnX160KsLbJ2mzq8uzoO_b2-6qcrudnKo2wPTbtXcvef-gIlwzFk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FDSOI SEMICONDUCTOR DEVICE WITH CONTACT ENHANCEMENT LAYER AND METHOD OF MANUFACTURING</title><source>esp@cenet</source><creator>Carter, Rick ; Kluth, George Jonathan ; Mittal, Anurag ; Chauhan, Vikrant ; Baars, Peter ; Pritchard, David ; Rashed, Mahbub</creator><creatorcontrib>Carter, Rick ; Kluth, George Jonathan ; Mittal, Anurag ; Chauhan, Vikrant ; Baars, Peter ; Pritchard, David ; Rashed, Mahbub</creatorcontrib><description>A method of forming contacts includes forming a plurality of transistor devices separated by shallow trench insulator regions, the transistor devices each comprising a semiconductor substrate, a buried insulator layer on the semiconductor bulk substrate, a semiconductor layer on the buried insulator layer, a high-k metal gate stack on the semiconductor layer and a gate electrode above the high-k metal gate stack, raised source/drain regions on the semiconductor layer, and a silicide contact layer above the raised source/drain regions and the gate electrode, providing an interlayer dielectric stack on the silicide contact layer and planarizing the interlayer dielectric stack, patterning a plurality of contacts through the interlayer dielectric stack onto the raised source/drain regions, and, for at least some of the contacts, patterning laterally extended contact regions above the contacts, the laterally extended contact regions extending over shallow trench insulator regions neighboring the corresponding raised source/drain regions.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190516&amp;DB=EPODOC&amp;CC=US&amp;NR=2019148245A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190516&amp;DB=EPODOC&amp;CC=US&amp;NR=2019148245A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Carter, Rick</creatorcontrib><creatorcontrib>Kluth, George Jonathan</creatorcontrib><creatorcontrib>Mittal, Anurag</creatorcontrib><creatorcontrib>Chauhan, Vikrant</creatorcontrib><creatorcontrib>Baars, Peter</creatorcontrib><creatorcontrib>Pritchard, David</creatorcontrib><creatorcontrib>Rashed, Mahbub</creatorcontrib><title>FDSOI SEMICONDUCTOR DEVICE WITH CONTACT ENHANCEMENT LAYER AND METHOD OF MANUFACTURING</title><description>A method of forming contacts includes forming a plurality of transistor devices separated by shallow trench insulator regions, the transistor devices each comprising a semiconductor substrate, a buried insulator layer on the semiconductor bulk substrate, a semiconductor layer on the buried insulator layer, a high-k metal gate stack on the semiconductor layer and a gate electrode above the high-k metal gate stack, raised source/drain regions on the semiconductor layer, and a silicide contact layer above the raised source/drain regions and the gate electrode, providing an interlayer dielectric stack on the silicide contact layer and planarizing the interlayer dielectric stack, patterning a plurality of contacts through the interlayer dielectric stack onto the raised source/drain regions, and, for at least some of the contacts, patterning laterally extended contact regions above the contacts, the laterally extended contact regions extending over shallow trench insulator regions neighboring the corresponding raised source/drain regions.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQgOEsDqK-w4GzYGoFHUNyMQFzgeSiOJUicRIt1PfHDj6A0w8_31wUa3L0kDF4HckUzTGBwYvXCFfPDqbLSjMgOUUaAxLDWd0wgSIDAdlFA9FCUFTsBEvydFqK2aN_jnX160KsLbJ2mzq8uzoO_b2-6qcrudnKo2wPTbtXcvef-gIlwzFk</recordid><startdate>20190516</startdate><enddate>20190516</enddate><creator>Carter, Rick</creator><creator>Kluth, George Jonathan</creator><creator>Mittal, Anurag</creator><creator>Chauhan, Vikrant</creator><creator>Baars, Peter</creator><creator>Pritchard, David</creator><creator>Rashed, Mahbub</creator><scope>EVB</scope></search><sort><creationdate>20190516</creationdate><title>FDSOI SEMICONDUCTOR DEVICE WITH CONTACT ENHANCEMENT LAYER AND METHOD OF MANUFACTURING</title><author>Carter, Rick ; Kluth, George Jonathan ; Mittal, Anurag ; Chauhan, Vikrant ; Baars, Peter ; Pritchard, David ; Rashed, Mahbub</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019148245A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Carter, Rick</creatorcontrib><creatorcontrib>Kluth, George Jonathan</creatorcontrib><creatorcontrib>Mittal, Anurag</creatorcontrib><creatorcontrib>Chauhan, Vikrant</creatorcontrib><creatorcontrib>Baars, Peter</creatorcontrib><creatorcontrib>Pritchard, David</creatorcontrib><creatorcontrib>Rashed, Mahbub</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Carter, Rick</au><au>Kluth, George Jonathan</au><au>Mittal, Anurag</au><au>Chauhan, Vikrant</au><au>Baars, Peter</au><au>Pritchard, David</au><au>Rashed, Mahbub</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FDSOI SEMICONDUCTOR DEVICE WITH CONTACT ENHANCEMENT LAYER AND METHOD OF MANUFACTURING</title><date>2019-05-16</date><risdate>2019</risdate><abstract>A method of forming contacts includes forming a plurality of transistor devices separated by shallow trench insulator regions, the transistor devices each comprising a semiconductor substrate, a buried insulator layer on the semiconductor bulk substrate, a semiconductor layer on the buried insulator layer, a high-k metal gate stack on the semiconductor layer and a gate electrode above the high-k metal gate stack, raised source/drain regions on the semiconductor layer, and a silicide contact layer above the raised source/drain regions and the gate electrode, providing an interlayer dielectric stack on the silicide contact layer and planarizing the interlayer dielectric stack, patterning a plurality of contacts through the interlayer dielectric stack onto the raised source/drain regions, and, for at least some of the contacts, patterning laterally extended contact regions above the contacts, the laterally extended contact regions extending over shallow trench insulator regions neighboring the corresponding raised source/drain regions.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2019148245A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title FDSOI SEMICONDUCTOR DEVICE WITH CONTACT ENHANCEMENT LAYER AND METHOD OF MANUFACTURING
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T05%3A03%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Carter,%20Rick&rft.date=2019-05-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019148245A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true