ELECTRONIC MEMORY DEVICE HAVING TWO PORTIONS THAT CAN BE DECOUPLED

A non-volatile electronic memory device is integrated on a semiconductor and is of the Flash EEPROM type with a NAND architecture including at least one memory matrix divided into physical sectors, intended as smallest erasable units, and organized in rows or word lines and columns or bit lines of m...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Rolandi, Paolo, PASCUCCI, LUIGI
Format:	Patent
Sprache:	eng
Schlagworte:	INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Rolandi, Paolo PASCUCCI, LUIGI
description	A non-volatile electronic memory device is integrated on a semiconductor and is of the Flash EEPROM type with a NAND architecture including at least one memory matrix divided into physical sectors, intended as smallest erasable units, and organized in rows or word lines and columns or bit lines of memory cells. At least one row or word line of a given physical sector is electrically connected to at least one row or word line of an adjacent physical sector to form a single logic sector being erasable, with the source terminals of the corresponding cells of the pair of connected rows referring to a same selection line of a source line.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019147957A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019147957A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019147957A13</originalsourceid><addsrcrecordid>eNrjZHBy9XF1Dgny9_N0VvB19fUPilRwcQ3zdHZV8HAM8_RzVwgJ91cI8A8K8fT3C1YI8XAMUXB29FNwcgUqc_YPDfBxdeFhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhpaGJuaWpuaOhsbEqQIAptcsHA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ELECTRONIC MEMORY DEVICE HAVING TWO PORTIONS THAT CAN BE DECOUPLED</title><source>esp@cenet</source><creator>Rolandi, Paolo ; PASCUCCI, LUIGI</creator><creatorcontrib>Rolandi, Paolo ; PASCUCCI, LUIGI</creatorcontrib><description>A non-volatile electronic memory device is integrated on a semiconductor and is of the Flash EEPROM type with a NAND architecture including at least one memory matrix divided into physical sectors, intended as smallest erasable units, and organized in rows or word lines and columns or bit lines of memory cells. At least one row or word line of a given physical sector is electrically connected to at least one row or word line of an adjacent physical sector to form a single logic sector being erasable, with the source terminals of the corresponding cells of the pair of connected rows referring to a same selection line of a source line.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190516&DB=EPODOC&CC=US&NR=2019147957A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190516&DB=EPODOC&CC=US&NR=2019147957A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Rolandi, Paolo</creatorcontrib><creatorcontrib>PASCUCCI, LUIGI</creatorcontrib><title>ELECTRONIC MEMORY DEVICE HAVING TWO PORTIONS THAT CAN BE DECOUPLED</title><description>A non-volatile electronic memory device is integrated on a semiconductor and is of the Flash EEPROM type with a NAND architecture including at least one memory matrix divided into physical sectors, intended as smallest erasable units, and organized in rows or word lines and columns or bit lines of memory cells. At least one row or word line of a given physical sector is electrically connected to at least one row or word line of an adjacent physical sector to form a single logic sector being erasable, with the source terminals of the corresponding cells of the pair of connected rows referring to a same selection line of a source line.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBy9XF1Dgny9_N0VvB19fUPilRwcQ3zdHZV8HAM8_RzVwgJ91cI8A8K8fT3C1YI8XAMUXB29FNwcgUqc_YPDfBxdeFhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhpaGJuaWpuaOhsbEqQIAptcsHA</recordid><startdate>20190516</startdate><enddate>20190516</enddate><creator>Rolandi, Paolo</creator><creator>PASCUCCI, LUIGI</creator><scope>EVB</scope></search><sort><creationdate>20190516</creationdate><title>ELECTRONIC MEMORY DEVICE HAVING TWO PORTIONS THAT CAN BE DECOUPLED</title><author>Rolandi, Paolo ; PASCUCCI, LUIGI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019147957A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Rolandi, Paolo</creatorcontrib><creatorcontrib>PASCUCCI, LUIGI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rolandi, Paolo</au><au>PASCUCCI, LUIGI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ELECTRONIC MEMORY DEVICE HAVING TWO PORTIONS THAT CAN BE DECOUPLED</title><date>2019-05-16</date><risdate>2019</risdate><abstract>A non-volatile electronic memory device is integrated on a semiconductor and is of the Flash EEPROM type with a NAND architecture including at least one memory matrix divided into physical sectors, intended as smallest erasable units, and organized in rows or word lines and columns or bit lines of memory cells. At least one row or word line of a given physical sector is electrically connected to at least one row or word line of an adjacent physical sector to form a single logic sector being erasable, with the source terminals of the corresponding cells of the pair of connected rows referring to a same selection line of a source line.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2019147957A1
source	esp@cenet
subjects	INFORMATION STORAGE PHYSICS STATIC STORES
title	ELECTRONIC MEMORY DEVICE HAVING TWO PORTIONS THAT CAN BE DECOUPLED
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T04%3A54%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Rolandi,%20Paolo&rft.date=2019-05-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019147957A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true