NON-COHERENT READ IN A STRONGLY CONSISTENT CACHE SYSTEM FOR FREQUENTLY READ BUT RARELY UPDATED DATA
A technique relates to enabling a multiprocessor computer system to make a non-coherent request for a cache line. A first processor core sends a non-coherent fetch to a cache. In response to a second processor core having exclusive ownership of the cache line in the cache, the first processor core r...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | MATSAKIS, Nicholas C SHUM, Chung-Lung K WALTERS, Craig R BARTIK, Jane H |
description | A technique relates to enabling a multiprocessor computer system to make a non-coherent request for a cache line. A first processor core sends a non-coherent fetch to a cache. In response to a second processor core having exclusive ownership of the cache line in the cache, the first processor core receives a stale copy of the cache line in the cache based on the non-coherent fetch. The non-coherent fetch is configured to obtain the stale copy for a predefined use. Cache coherency is maintained for the cache, such that the second processor core continues to have exclusive ownership of the cache line while the first processor core receives the stale copy of the cache line. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019108126A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019108126A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019108126A13</originalsourceid><addsrcrecordid>eNqNjM0KwjAQhHvxIOo7LHguNBVEj2uyMQXdaH4OPZVS4km0UN8fo_gAXmYYvpmZFwNbLqU15IgDOEIFDQOCD87y8dSCtOwbHz5UojQEvs3pDNo60I6uMZNc-y4PMV-go5zjRWEgBVlxWcxu_X1Kq58virWmIE2ZxmeXprEf0iO9uujrSuxFtRP1FsXmv9Yb3ts1EA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NON-COHERENT READ IN A STRONGLY CONSISTENT CACHE SYSTEM FOR FREQUENTLY READ BUT RARELY UPDATED DATA</title><source>esp@cenet</source><creator>MATSAKIS, Nicholas C ; SHUM, Chung-Lung K ; WALTERS, Craig R ; BARTIK, Jane H</creator><creatorcontrib>MATSAKIS, Nicholas C ; SHUM, Chung-Lung K ; WALTERS, Craig R ; BARTIK, Jane H</creatorcontrib><description>A technique relates to enabling a multiprocessor computer system to make a non-coherent request for a cache line. A first processor core sends a non-coherent fetch to a cache. In response to a second processor core having exclusive ownership of the cache line in the cache, the first processor core receives a stale copy of the cache line in the cache based on the non-coherent fetch. The non-coherent fetch is configured to obtain the stale copy for a predefined use. Cache coherency is maintained for the cache, such that the second processor core continues to have exclusive ownership of the cache line while the first processor core receives the stale copy of the cache line.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190411&DB=EPODOC&CC=US&NR=2019108126A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190411&DB=EPODOC&CC=US&NR=2019108126A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MATSAKIS, Nicholas C</creatorcontrib><creatorcontrib>SHUM, Chung-Lung K</creatorcontrib><creatorcontrib>WALTERS, Craig R</creatorcontrib><creatorcontrib>BARTIK, Jane H</creatorcontrib><title>NON-COHERENT READ IN A STRONGLY CONSISTENT CACHE SYSTEM FOR FREQUENTLY READ BUT RARELY UPDATED DATA</title><description>A technique relates to enabling a multiprocessor computer system to make a non-coherent request for a cache line. A first processor core sends a non-coherent fetch to a cache. In response to a second processor core having exclusive ownership of the cache line in the cache, the first processor core receives a stale copy of the cache line in the cache based on the non-coherent fetch. The non-coherent fetch is configured to obtain the stale copy for a predefined use. Cache coherency is maintained for the cache, such that the second processor core continues to have exclusive ownership of the cache line while the first processor core receives the stale copy of the cache line.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjM0KwjAQhHvxIOo7LHguNBVEj2uyMQXdaH4OPZVS4km0UN8fo_gAXmYYvpmZFwNbLqU15IgDOEIFDQOCD87y8dSCtOwbHz5UojQEvs3pDNo60I6uMZNc-y4PMV-go5zjRWEgBVlxWcxu_X1Kq58virWmIE2ZxmeXprEf0iO9uujrSuxFtRP1FsXmv9Yb3ts1EA</recordid><startdate>20190411</startdate><enddate>20190411</enddate><creator>MATSAKIS, Nicholas C</creator><creator>SHUM, Chung-Lung K</creator><creator>WALTERS, Craig R</creator><creator>BARTIK, Jane H</creator><scope>EVB</scope></search><sort><creationdate>20190411</creationdate><title>NON-COHERENT READ IN A STRONGLY CONSISTENT CACHE SYSTEM FOR FREQUENTLY READ BUT RARELY UPDATED DATA</title><author>MATSAKIS, Nicholas C ; SHUM, Chung-Lung K ; WALTERS, Craig R ; BARTIK, Jane H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019108126A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MATSAKIS, Nicholas C</creatorcontrib><creatorcontrib>SHUM, Chung-Lung K</creatorcontrib><creatorcontrib>WALTERS, Craig R</creatorcontrib><creatorcontrib>BARTIK, Jane H</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MATSAKIS, Nicholas C</au><au>SHUM, Chung-Lung K</au><au>WALTERS, Craig R</au><au>BARTIK, Jane H</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NON-COHERENT READ IN A STRONGLY CONSISTENT CACHE SYSTEM FOR FREQUENTLY READ BUT RARELY UPDATED DATA</title><date>2019-04-11</date><risdate>2019</risdate><abstract>A technique relates to enabling a multiprocessor computer system to make a non-coherent request for a cache line. A first processor core sends a non-coherent fetch to a cache. In response to a second processor core having exclusive ownership of the cache line in the cache, the first processor core receives a stale copy of the cache line in the cache based on the non-coherent fetch. The non-coherent fetch is configured to obtain the stale copy for a predefined use. Cache coherency is maintained for the cache, such that the second processor core continues to have exclusive ownership of the cache line while the first processor core receives the stale copy of the cache line.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2019108126A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | NON-COHERENT READ IN A STRONGLY CONSISTENT CACHE SYSTEM FOR FREQUENTLY READ BUT RARELY UPDATED DATA |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T00%3A13%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MATSAKIS,%20Nicholas%20C&rft.date=2019-04-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019108126A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |