NEAR MEMORY MISS PREDICTION TO REDUCE MEMORY ACCESS LATENCY

Systems, apparatuses and methods may provide for technology to maintain a prediction table that tracks missed page addresses with respect to a first memory. If an access request does not correspond to any valid page addresses in the prediction table, the access request may be sent to the first memor...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Agarwal, Rajat, Wang, Zhe, Alameldeen, Alaa R, Chishti, Zeshan A
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Agarwal, Rajat Wang, Zhe Alameldeen, Alaa R Chishti, Zeshan A
description	Systems, apparatuses and methods may provide for technology to maintain a prediction table that tracks missed page addresses with respect to a first memory. If an access request does not correspond to any valid page addresses in the prediction table, the access request may be sent to the first memory. If the access request corresponds to a valid page address in the prediction table, the access request may be sent to the first memory and a second memory in parallel, wherein the first memory is associated with a shorter access time than the second memory.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019095332A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019095332A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019095332A13</originalsourceid><addsrcrecordid>eNrjZLD2c3UMUvB19fUPilTw9QwOVggIcnXxdA7x9PdTCPFXAHJCnV1hChydnV2BSnwcQ1z9nCN5GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgaGlgaWpsbGRo6ExcaoAgb8qPA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NEAR MEMORY MISS PREDICTION TO REDUCE MEMORY ACCESS LATENCY</title><source>esp@cenet</source><creator>Agarwal, Rajat ; Wang, Zhe ; Alameldeen, Alaa R ; Chishti, Zeshan A</creator><creatorcontrib>Agarwal, Rajat ; Wang, Zhe ; Alameldeen, Alaa R ; Chishti, Zeshan A</creatorcontrib><description>Systems, apparatuses and methods may provide for technology to maintain a prediction table that tracks missed page addresses with respect to a first memory. If an access request does not correspond to any valid page addresses in the prediction table, the access request may be sent to the first memory. If the access request corresponds to a valid page address in the prediction table, the access request may be sent to the first memory and a second memory in parallel, wherein the first memory is associated with a shorter access time than the second memory.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190328&DB=EPODOC&CC=US&NR=2019095332A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190328&DB=EPODOC&CC=US&NR=2019095332A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Agarwal, Rajat</creatorcontrib><creatorcontrib>Wang, Zhe</creatorcontrib><creatorcontrib>Alameldeen, Alaa R</creatorcontrib><creatorcontrib>Chishti, Zeshan A</creatorcontrib><title>NEAR MEMORY MISS PREDICTION TO REDUCE MEMORY ACCESS LATENCY</title><description>Systems, apparatuses and methods may provide for technology to maintain a prediction table that tracks missed page addresses with respect to a first memory. If an access request does not correspond to any valid page addresses in the prediction table, the access request may be sent to the first memory. If the access request corresponds to a valid page address in the prediction table, the access request may be sent to the first memory and a second memory in parallel, wherein the first memory is associated with a shorter access time than the second memory.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD2c3UMUvB19fUPilTw9QwOVggIcnXxdA7x9PdTCPFXAHJCnV1hChydnV2BSnwcQ1z9nCN5GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgaGlgaWpsbGRo6ExcaoAgb8qPA</recordid><startdate>20190328</startdate><enddate>20190328</enddate><creator>Agarwal, Rajat</creator><creator>Wang, Zhe</creator><creator>Alameldeen, Alaa R</creator><creator>Chishti, Zeshan A</creator><scope>EVB</scope></search><sort><creationdate>20190328</creationdate><title>NEAR MEMORY MISS PREDICTION TO REDUCE MEMORY ACCESS LATENCY</title><author>Agarwal, Rajat ; Wang, Zhe ; Alameldeen, Alaa R ; Chishti, Zeshan A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019095332A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Agarwal, Rajat</creatorcontrib><creatorcontrib>Wang, Zhe</creatorcontrib><creatorcontrib>Alameldeen, Alaa R</creatorcontrib><creatorcontrib>Chishti, Zeshan A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Agarwal, Rajat</au><au>Wang, Zhe</au><au>Alameldeen, Alaa R</au><au>Chishti, Zeshan A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NEAR MEMORY MISS PREDICTION TO REDUCE MEMORY ACCESS LATENCY</title><date>2019-03-28</date><risdate>2019</risdate><abstract>Systems, apparatuses and methods may provide for technology to maintain a prediction table that tracks missed page addresses with respect to a first memory. If an access request does not correspond to any valid page addresses in the prediction table, the access request may be sent to the first memory. If the access request corresponds to a valid page address in the prediction table, the access request may be sent to the first memory and a second memory in parallel, wherein the first memory is associated with a shorter access time than the second memory.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2019095332A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	NEAR MEMORY MISS PREDICTION TO REDUCE MEMORY ACCESS LATENCY
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T04%3A02%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Agarwal,%20Rajat&rft.date=2019-03-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019095332A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true